## NATIONAL INSTITUTE OF TECHNOLOGY DURGAPUR

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

## **Revised Curriculum and Syllabi**

# Program Name Master of Technology in MICRO-ELECTRONICS & VLSI Effective from the Academic Year: 2021-2022



Recommended by DPAC	: 12.08.2021
Recommended in PGAC	: 16.08.2021
Approved by the Senate	: 22.08.2021

CONTENTS	PAGE NO.	
1. CURRICULUM FOR M. TECH. IN MICROELECTRONICS & VLSI	3	
2. LIST OF COMMON POOL ELECTIVES	4	
3. Assessment	5	
4. PROGRAM OUTCOMES (POS) AND PROGRAM SPECIFIC OUTCOMES (PSOS)	6	
5. Detailed Syllabus	7-80	
7A. Core subjects	7 -16	
7B. CORE LABORATORIES	17-19	
7C. COMMON POOL ELECTIVES	20-80	

## Curriculum for M. Tech. in Microelectronics & VLSI

		SEMESTER I					
Sl. No	Code	Subject	L	T	S	C	Н
1	EC1011	Semiconductor Device & Modeling	3	0	0	3	3
2	EC1012	Analog IC Design	3	1	0	4	4
3	EC1013	Digital IC Design	3	0	0	3	3
4	EC90XX	SPECIALIZATION ELECTIVE - I	3	1	0	4	4
5	EC90XX	SPECIALIZATION ELECTIVE - II	3	1	0	4	4
6	EC1061	Analog IC Design Lab	0	0	4	2	4
7	EC1062	Digital IC Design Lab	0	0	4	2	4
		TOTAL	15	3	8	22	26
		SEMESTER II					
Sl. No	Code	Subject	L	T	S	C	Н
1	EC2011	VLSI Technology	3	0	0	3	3
2	EC2012	VLSI System Design	3	1	0	4	4
3	EC90XX	SPECIALIZATION ELECTIVE - III	3	1	0	4	4
4	EC90XX	SPECIALIZATION ELECTIVE - IV	3	1	0	4	4
5	EC90XX	SPECIALIZATION ELECTIVE - V	3	1	0	4	4
6	EC2061	VLSI System Design Lab	0	0	4	2	4
7	EC2062	Term Project/ Lab-Based Project	0	0	6	3	6
		TOTAL	15	4	10	24	29

	SEMESTER III									
Sl. No	Code	Subject	L	Т	S	C	Н			
1	XX90XX	AUDIT LECTURES / WORKSHOPS	0	0	0	0	2			
2	EC3061	Project - I	0	0	24	12	24			
3	EC3062	SEMINAR - NON-PROJECT / EVALUATION OF SUMMER TRAINING	0	0	4	2	4			
		TOTAL	0	0	28	14	30			

	SEMESTER IV							
Sl. No	Code	Subject	L	T	S	C	Н	
1	EC4061	Project - II	0	0	24	12	24	
1	EC4062	PROJECT SEMINAR	0	0	4	2	4	
		TOTAL	0	0	28	14	28	

Note: (i) Project I & II may be done independently or completed in continuation,

(ii) Project I and/or II may be done in collaboration with Industry/other academic/R&D Organization

## 1. List of Common Pool Electives:

Sl. No.	SUBJECT CODE	SUBJECT	L-T-S	CREDIT
1.	EC9030	Error Control Coding	3-1-0	4
2.	EC9031	Digital Signal Processing & its applications	3-1-0	4
3.	EC9032	Detection & Estimation Theory	3-1-0	4
4.	EC9033	Statistical Signal Processing	3-1-0	4
5.	EC9034	Image Processing	3-1-0	4
6.	EC9035	Queuing Theory for Telecommunication	3-1-0	4
7.	EC9036	Microwave & Millimeter Wave Circuits	3-1-0	4
8.	EC9037	Optical Communication	3-1-0	4
9.	EC9038	Antenna Analysis & Synthesis	3-1-0	4
10.	EC9039	Satellite Communication	3-1-0	4
11.	EC9040	Artificial Intelligence & Soft Computing	3-1-0	4
12.	EC9041	RF IC DESIGN	3-1-0	4
13.	EC9042	SoC Design	3-1-0	4
14.	EC9043	*FPGA based design	3-0-2	4
15.	EC9044	MEMS & Microsystem Technology	3-1-0	4
16.	EC9045	Embedded Systems	3-1-0	4
17.	EC9046	Internet of Things (IoT)	3-1-0	4
18.	EC9047	Nanoelectronics	3-1-0	4
19.	EC9048	*ASIC Design using Verilog/VHDL	3-0-2	4
20.	EC9049	Mixed Signal IC Design	3-1-0	4
21.	EC9050	Low Power Circuits and Systems	3-1-0	4
22.	EC9051	Testing and Verification of VLSI Circuits	3-1-0	4
23.	EC9052	Computer Architecture	3-1-0	4
24.	EC9053	Physical System Analysis and Modeling	3-1-0	4
25.	EC9054	Cyber Physical Electronic System Design	3-1-0	4
26.	EC9055	Electronic Measurements and System Design	3-1-0	4
27.	EC9056	DSP Architectures in VLSI	3-1-0	4
28.	EC9057	Power Management IC Design	3-1-0	4
29.	EC9058	Smart Materials based Electronic Devices	3-1-0	4

**Note:** Other than the above-mentioned courses, any course including core and elective offered by another PG program of the Department / Institute can be opted as an elective subject without any constraint.

<sup>\*</sup>The Lecture, Tutorial and Laboratory/Sessional distribution of FPGA Based Design (EC9043) and ASIC Design using Verilog/ VHDL (EC9048) are 3, 0 and 2, respectively.

### 2. Assessment:

The assessment method followed from the academic year 2019-2020 is briefly mentioned as follows.

#### **A.** Theory Courses (15 + 25 + 60)

In the subjects, total 100 marks consist of the following three components.

#### (i) Continuous Assessment 1 (CA1): (15 marks)

This is realized with class tests, quizzes, home assignments, surprise tests or a combination of these components. If more than two class tests are conducted, average marks are considered.

#### (ii) Continuous Assessment 2 (CA2): (25 marks, 2 hours)

Mid-term assessment (CA2) covers half of the syllabus. The exam is conducted at the middle of the semester following the academic calendar. The evaluation is done within a fortnight and the answer scripts are shown to the students so that they can understand their shortcomings in learning the subject.

#### (iii) End-term Examination: (60 marks, 3 hours)

End-term examination covers the full syllabus. The exam is centrally conducted at the end of the semester. After the evaluation, the answer scripts are shown to the students. Model answers are also provided.

\*\* It is to be mentioned here that in the previous two academic years - 2017-2018 and 2018-2019, the assessment methods and distributions of the three components corresponding to the total 100 marks are as given below.

- a) Continuous Assessment (CA): 20 marks This is based on quizzes, home assignments, class test and surprise tests.
- b) Mid-Semester Assessment (MA): 30 marks A mid-semester examination is conducted tentatively within 7-8 weeks after beginning of teaching in each semester.
- c) End-Semester Examination: 50 marks The examination is conducted at the end of teaching session of the semester.

Based on the feedback taken from the concerned stakeholders of the Institute as well as academic, industry and R&D personnel, PG curriculum has been revised in the academic year 2019-2020.

#### B. Laboratory Courses (40 + 40 + 20)

For the evaluation of Laboratory Courses, total 100 marks has following three components

- (i) **Continuous Assessment (CA): 40 marks** The students are evaluated based on their performance on day to day basis in conducting the experiments and obtaining the experimental results in the Laboratory. Attendance, general attentiveness/ sincerity /behavior of student and occasional instant quizzes are considered in this component.
- (ii) **End-Semester Assessment (EA): 40 marks** The end-semester evaluation consists of two subcomponents. 20 marks for the performance of the students in conducting the experiment or program assigned during the end-semester examination and 20marks for viva-voce examination.
- (iii) **Laboratory Reports: 20 marks** 20 marks is awarded based on the representation of the experimental results, writing ability of the associated theory, analysis of the obtained results and observation/concluding remarks drawn corresponding to each experiment performed in the laboratory throughout the semester including the end-semester examination.

## 3. Program Outcomes (POs) and Program Specific Outcomes (PSOs)

### A. Program Outcomes (Pos):

NBA has defined the following three POs for the PG programs:

- **PO 1:** An ability to independently carry out research /investigation and development work to solve practical problems.
- **PO 2:** An ability to write and present a substantial technical report/document.
- **PO 3:** Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program

### **B. Program Specific Outcomes (PSOs):**

In addition to the three POs, three program specific outcomes (PSOs) have been defined by the Department as follows -

**PSO 1 (PO 4):** Identify, formulate and solve engineering problems in the field of Microelectronics and VLSI

**PSO 2 (PO 5):** Apply knowledge, proper methodology and modern tools to analyze and solve the problems in the domain of Microelectronics and VLSI.

**PSO 3 (PO 6):** Acquire professional and intellectual integrity and ethics of research and recognize the need to engage in learning with a high level of enthusiasm and commitment to contribute to the community for sustainable development of society

#### Course Articulation Matrices: Connection between the courses and the POs and PSOs

The correlation levels are 1, 2 or 3, denoting: 1: Slight (Low) 2: Moderate (Medium) 3: Substantial (High).

## 4. Detailed Syllabus:

## A. Core Subjects

	Departme	nt of Electronics &	Communic	ation Engine	eering		
		Program Core		Total conta	ct hours : 42		
Course	Title of the course	(PCR) /	Lecture	Tutorial	Practical	Total	Credit
Code	Title of the course	Electives (PEL)	(L)	(T)	(P)	Hours	Credit
	Semiconductor	,	(2)	(1)	(1)	110415	
EC1011	Device &	PEL	3	0	0	3	3
	Modeling						
Pre-requis	ites/Co-requisites:		Course A	ssessment m	ethods: (Conti	nuous Ass	essment
[PHC331,	ECC302]				Assessment (	MA:25%)	and
					t (EA:60%)):		
					nt (CA): Quiz	zes/Class	
	A.C. C.	1 1 2 6 4		gnments/Att			
Course		l completion of the c					1
Outcomes		introduce the physic		auctor mater	nais for under	standing th	ne device
		deling of semiconduc understand the trans		a carriore fo	or the operation	n of somic	onductor
		ices.	port or charg	ge carriers ic	i tile operatio	ii oi seiiiic	onductor
		apply suitable appro	vimations ar	nd technique	s to derive the	nhyeical	model of
		niconductor devices s		-	s to derive the	physical	model of
		analyze electrostation			-voltage chara	acteristics	of MOS
		ices under a variety			volume on a		01 1.100
		evaluate qualitative u			ics of emergin	g MOS de	vices and
		version of this under			Z	C	
		develop the fundan	_	_	device mode	ling and r	numerical
		ulation		· ·		C	
Topics	Module I. Se	miconductor Electr	onics [L – 6	; T - 0]			
Covered		Materials, Band Mo					
		Drift Velocity, Mo	bility and So	cattering, Dr	ift & Diffusion	on Current	, Device:
	Hall-Effect.	. 10	~			<b>T</b> 0.1	
		etal-Semiconductor					The ma
		uctor junctions, Cu Junction, Linearly					
		eak down mechanism				C VCI SC-DI	asca p-n
		eld-Effect Transisto				Model []	. – 9: T -
	0]	21000 2141151500	.15 (1.10511	-10) 4114 145	_ 01001 _ ,	1,10001 [1	, -
	MOS Capacitor	, Flat Band Voltage					
		tics, Basic MOSFET					V Model.
		ort Channel Effects					
		echnology nodes and			-	-	_
		fects: velocity satura					
		hold adjustment, mol ot, high field effects					
	MOSFETS.	oi, mgn neid effects	iii scaied iviC	JOFE 18, SUD	suate current a	and effects	iii scaled
		onconventional MO	SFETs II. –	5: T - 01			
		ite, high mobility I			gate MOSFE	Ts, FinFF	T, GAA
	MOSFETs.	, 6, 1	,	- ,	<i></i>	-,	,
		troduction to BSIM	Modeling [	L - 4; T - 0]			
	History of BSIM	models, BSIM fami	ly of Compa	ct device mo	dels, BSIM6 1		V Model,
	Introduction to the	ne TCAD Simulation	Tool, Exam	ples of TCA	D Simulations	S.	

Total Contact Hours: (L=42, T=0)= 42
Text Books:
1. Yuan Taur and Tak H. Ning, "Fundamentals of Modern VLSI Devices" 2nd Edition,
Cambridge University Press, 2013.
2. Theodore I. Kamins Richard S. Muller, "Device Electronics for Integrated circuits", 3rd
Edition Wiley, 2007.
3. Dragica Vasileska, Stephen M. Goodnick, and Gerhard Klimeck, "Computational
Electronics: Semiclassical and Quantum Device Modeling and Simulation", CRC Press,
2010.
4. A B. Bhattacharyya, "Compact MOSFET Models for VLSI Design", Wiley-IEEE, 2009.
Reference Books:
1. S. M. Sze and Kwok K. Ng., "Physics of Semiconductor Devices", 3rd Edition, John
Wiley & Sons, 2002.
2. Robert F. Pierret, "Semiconductor Device Fundamentals", Pearson Education, 2006.
3. Donald A. Neamen, "Semiconductor Physics and Devices", 3rd Edition, Mc-Graw Hill,
2003.
4. Jasprit Singh, "Semiconductor Devices- Basic Principles", John Wiley and Sons Inc.,
2001.

## EC1011: Semiconductor Device & Modeling [Mapping between course outcomes (COs) and Program Outcomes (POs)]

CO	Statement			Progran	n Outcom	es	
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3
CO1	To introduce the physics of semiconductor materials for understanding the device modeling of semiconductor devices.	1	1	3	2	1	1
CO2	To understand the transport of charge carriers for the operation of semiconductor devices.	2	1	3	2	1	1
CO3	To apply suitable approximations and techniques to derive the physical model of semiconductor devices such as P-N junctions.	2	2	3	2	3	1
CO4	To analyse electrostatic variables and current-voltage characteristics of MOS devices under a variety of conditions.	2	2	3	3	2	1
CO5	To evaluate qualitative understanding of the physics of emerging MOS devices and conversion of this understanding into modeling.	2	2	3	3	3	2
CO6	To develop the fundamental understanding of device modeling and numerical simulation	3	3	3	3	3	2
	Average	2.00	1.83	3.00	2.50	2.17	1.33

		Department of	Electronics & C	Communication 1	Engineering					
~	First 6	Program Core		Total contac	ct hours : 56					
Course Code	Title of the course	(PCR) / Elective (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit			
EC1012	Analog IC Design	Elective (PEL)	3	1	0	4	4			
Pre-requis	ites/Co-requis	sites:			Continuous Assess					
[ECC301,	ECC302, ECC	C602/EC1011]			and End-Term Asse Quizzes/Class tests					
	T + 0					s/Assignments	5/Attenuance			
Course Outcomes	CO 1: CO 2: CO 3: CO 4: CO 5:	Define various para Describe the operar Solve any given cin Evaluate various para Analyze feedback of Design a Single sta	ameters/terms assistion of a MOS traceuit using approperformance metricircuit and determ	sociated with MC ansistor /Amplific priate Large/Sma cs such as gain/E nine its poles, zen	OS transistors and A er/other fundament all Signal model eq BW/Power dissipators, gain margin &	al blocks. uations. ion/Input & ou phase margin	utput range.			
Topics Covered	Module II. MOS Device	MOS Device Phrosiderations, Oververs Signal MOS Device MOS Models [Lee Capacitance, Smargate: g_mb). Unity g	view of CMOS to models.  -2; T - 1]  Il Signal Device	echnology, MOS  Models. Differer						
		Single Stage Ampepts, Common Source arameters.			on Gate Stage, Cas	scode Stage, C	Calculation of			
		Current Mirror code, Wilson and La		ent mirrors; Const	tant g_m, Band gap	references.				
	Single Ende	<b>Differential Amp</b> ed and double ended Pair with MOS load	d. Differential O	peration, Basic I	Differential Pair, C	Common- Moo	de Response,			
		Frequency Resp nsiderations, Comm Pair.				ate Stage, Ca	scode Stage,			
	General Con	nsiderations, One S	Al Amplifiers [L – 7; T - 2] One Stage Op Amps, Two Stage Op Amps, Common – Mode Feedback(CMFB Ratio (PSRR) Input Range limitations(ICMR), Slew Rate, Noise and Offset in Common – Mode Feedback (CMFB Ratio (PSRR)) Input Range limitations(ICMR), Slew Rate, Noise and Offset in Common – Mode Feedback (CMFB Ratio (PSRR)) Input Range limitations(ICMR), Slew Rate, Noise and Offset in Common – Mode Feedback (CMFB Ratio (PSRR)) Input Range limitations(ICMR), Slew Rate, Noise and Offset in Common – Mode Feedback (CMFB Ratio (PSRR)) Input Range limitations(ICMR), Slew Rate, Noise and Offset in Common – Mode Feedback (CMFB Ratio (PSRR)) Input Range limitations(ICMR), Slew Rate, Noise and Offset in Common – Mode Feedback (CMFB Ratio (PSRR)) Input Range limitations(ICMR), Slew Rate, Noise and Offset in Common – Mode Feedback (CMFB Ratio (PSRR)) Input Range limitations(ICMR), Slew Rate, Noise and Offset in CMFB Ratio (PSRR)) Input Range limitations(ICMR)							
	Feedback-T	II. Feedback [L – 5 ypes, Nyquist plot, in Margin, Phase M	Stability- Freq	uency compensa	ntion techniques, I	Miller compe	nsation, pole			
					<b>Total Contact</b>	Hours: (L=42	2, T=14)= 56			

#### Text Books, and/or Reference Material

#### **Text Books:**

- 1. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill, 2<sup>nd</sup> Edition 2017.
- 2. Adel Sedra, Kenneth C. Smith, Tony Chan Carusone, Vincent Gaudet, "Microelectronic Circuits", Oxford, 8th Ed. 2020
- 3. Franco Maloberti, "Understanding Microelectronics: A Top-Down Approach", Wiley 2011.

#### **Reference Books:**

- 1. Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, and Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", John Wiley & Sons, Inc., 5th Edition 2015.
- 2. Roubik Gregorian, Gabor C. Temes, "Analog MOS Integrated Circuits for Signal Processing", Wiley 1986.

	EC1012: Analog IC Design [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]											
СО	Program Outcomes											
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3					
CO1	Define various parameters/terms associated with MOS transistors and Analog IC design.	2	1	2	3	1	1					
CO2	Describe the operation of a MOS transistor /Amplifier/other fundamental blocks.	2	3	1	3	2	2					
CO3	Solve any given circuit using appropriate Large/Small Signal model equations.	3	2	1	2	2	1					
CO4	Evaluate various performance metrics such as gain/BW/Power dissipation/Input & output range etc.	3	1	1	3	2	1					
CO5	Analyze feedback circuit and determine its poles, zeros, gain margin & phase margin.	3	1	1	2	1	2					
CO6	Design a Single stage Amplifier/Differential Amplifier to meet the given specifications.	2	1	3	3	1	1					
	Average	2.50	1.50	1.50	2.67	1.50	1.33					

	Departme	nt of Electronics &	Communic	ation Engine	eering				
_		Program Core		Total conta	ct hours : 42				
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit		
EC1013	Digital IC Design	gital IC Design PEL 3 0 3							
Pre-requisi Digital Circu	tes/Co-requisites: uits and Systems[ECC	401/EC1011]	(CA:15% End-Tern Continuo tests/Assi	), Mid-Term n Assessmen us Assessme gnments/Atte	nt (CA): Quiz endance	MA:25%)			
Outcomes	<ul> <li>CO 1: Acq</li> <li>CO 2: Und</li> <li>CO 3: Ider</li> <li>CO 4: Ana</li> <li>CO 5: Des</li> </ul>	l completion of the course idea about the destand the character attify the basic steps of a lyze the static and dyign and implementate the performance.	igital IC des ristics of CM of ASIC Desi ynamic chara ion of combi	ign technique IOS inverter. Ign Flow and acteristics of inational and	es. fabrication process CMOS circuit	ts.			
Topics Covered	Module I. Ox Historical perspensive hierarchy, concerpackaging technology industry: System micron Technology Module II. Mandule III. Mandule III. AS ASIC and SoC, Constraints of GATE level syntiming analysis, verification, extra Module IV. Constraints of Garants o	verview of VLSI Desective, overview of pts of regularity, mo plogy, CAD technolocase studies. Design I gies: Some Design I GOS Transistor Thee The metal oxide C-V characteristics, in MOSFET, multi-Voerview of ASIC flothesis, synthesis optifloor-planning, pl	sign [L – 6; VLSI design dularity, and gy, Recent To a automation ssues.  ory [L – 4; To semicondu non-linear In the semicondu non-linear In t	T - 0]  n methodolod locality, VI  Trends in VL  of VLSI System  T - 0]  nctor (MOS  -V effects, 1  of HDL code chniques, prediction of the conting, 1  stics [L - 4; 1]  FET load, Clause and conting of CMC  cuits [L - 7; CMOS logical effects, 1  cuits [L - 7; CMOS logical logical effects, 2  cuits [L - 7; CMOS logical logical effects, 2  cuits [L - 7; CMOS logical logica	LSI design sty SI Design & istems: basic constructure, DC transfer construction, process, layout timing extraction, process, layout traction, process, inverter of interconnect forts, inverter of interconnect in order	Long-charcharacterism design ru design ru s effects [In design wheet delay,	n quality, issues in peep Sub- nnel I-V tics, sub- on, RTL- on, static t timing les, stick L-6;T-0] ith delay Bus vs.		
	Module VIII. Se	equential CMOS log	gic circuits [	<u>L – 7; T -</u> 0]					

	Behavior of bi-stable elements, SR latch circuits, clocked latch and flip-flop circuits, CMOS D-latch and edge-triggered flip-flop. Timing path, Setup time and hold time static, example of setup and hold time static, setup and hold slack, clock skew and jitter, Clock, reset and power distributions.
	Total Contact Hours: (L=42, T=0)= 42
Text Books,	Text Books:
and/or	1. N. H. E. Weste and C. Harris, "Principles of CMOS VLSI Design: A System Perspective",
Reference	3rd Edition, Pearson Education 2007.
Material	2. Sung-Mo Kang, Yusuf Leblebici, Chulwoo Kim, "CMOS Digital Integrated Circuits", 4th edition, McGraw-Hill, 2018.
	Reference Books:
	1. Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits: A Design Perspective", 2nd Edition, Pearson Education, 2009.

	EC1013: Digital IC Design [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	CO Statement Program Outcomes									
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Acquire idea about the digital IC design techniques.	1	1	2	2	3	2			
CO2	Understand the characteristics of CMOS inverter	1	1	2	2	3	1			
CO3	Identify the basic steps of ASIC Design Flow and fabrication process.	1	1	2	3	3	3			
CO4	Analyze the static and dynamic characteristics of CMOS circuits	2	1	2	3	3	1			
CO5	Design and implementation of combinational and sequential circuits	1	1	2	3	3	2			
CO6	Evaluate the performance of CMOS circuits	1	1	2	3	3	1			
	Average 1.17 1 2 2.67 3 1.67									

Course Semiconductor Devices  Course Outcomes  Course Outcomes  Course Outcomes  Course Outcomes  Course Outcomes  Mod Crys: Need  Mod Over Optic ray L	er the complete of the control of th	letion of the course, t	Lecture (L)  3  Course A (CA:15% End-Term Continuou tests/Assig he student w iconductor c s of IC fabric ethods involv methods involv methods involv orocess integ	Tutorial (T)  0  ssessment m ), Mid-Term n Assessmen us Assessme gnments/Atte rill be able to crystal proper cation ved in VLSI volved in IC gration-NMO	nt (CA): Quizendance rties and grown fabrication profabrication ps, CMOS	(MA:25%) zes/Class th process (	and
Course Semiconductor Devices  Course Outcomes  Course Outcomes  Course Outcomes  Course Outcomes  Course Outcomes  Mod Crys: Need  Mod Over Optic ray L	er the complete the complete the complete the complete the complete the complete the control of	PEL  PEL  ing [EC1011]  detion of the course, the course of the series of seminary the fundamental strate the different metericate the advanced did the knowledge of particular to the course of the c	Lecture (L)  3  Course A (CA:15% End-Term Continuou tests/Assig he student w iconductor c s of IC fabric ethods involv methods involv methods involv orocess integ	Tutorial (T)  0  ssessment m ), Mid-Term n Assessmen us Assessme gnments/Atte rill be able to crystal proper cation ved in VLSI volved in IC gration-NMO	Practical (P)  0 ethods: (Continuous Assessment (to the text) (EA:60%)) ethods: (Continuous Assessment (to the text) (EA:60%)) ethods: (CA): Quiz endance et	Hours 3 inuous Ass MA:25%) zes/Class th process of	3 essment and
Pre-requisites/Co-requisites/C	er the complete of the control of th	letion of the course, the line the basics of seminary the fundamental strate the different materials that the different materials the different materials the different materials the different materials that the different materials the different mat	Course A. (CA:15% End-Term Continuou tests/Assig he student w iconductor c s of IC fabric ethods involv methods involv process integ	ssessment m ), Mid-Term n Assessmen us Assessme gnments/Atte rill be able to crystal proper cation ved in VLSI volved in IC gration-NMO	ethods: (Conti- Assessment ( t (EA:60%)) nt (CA): Quizendance rties and growth fabrication profabrication os, CMOS	inuous Ass (MA:25%) zes/Class th process (	essment and
Course Outcomes After Outcomes Course Course Course Course Covered Mod Cryst Need Oxid Cover Optic Cover Optic Cover Optic Cover Optic Cover Course Cover Cover Course Cover Cover Course Cover Cov	er the complete of the control of th	letion of the course, the line the basics of seminary the fundamental strate the different materials that the advanced did the knowledge of the line o	(CA:15% End-Term Continuou tests/Assig he student w iconductor c s of IC fabric ethods involv methods involv process integ	), Mid-Term n Assessmen us Assessme gnments/Atte rill be able to crystal proper cation ved in VLSI rolved in IC gration-NMO	Assessment (t (EA:60%)) nt (CA): Quizendance rties and growth fabrication profabrication os, CMOS	(MA:25%) zes/Class th process (	and
Outcomes  Outcom	CO 1: Out waf CO 2: Ider CO 3: Illus CO 4: App CO 5: Buillule I. Incory of IC's; (FEOL), Ballule II. Eld	line the basics of seme fer ntify the fundamental strate the different me preciate the advanced ld the knowledge of p troduction [L – 2; T Operation & Models	he student whiconductor cost of IC fabricathods involvementhods involvementhod involvementhods involvementhods involvementhods involvementhod inv	rill be able to crystal proper cation wed in VLSI volved in IC cration-NMO	fabrication profabrication profabrication ps, CMOS		of Silicon
Covered Histo Line  Mod Crysi Need  Mod Dry a Oxid  Mod Over Optic ray L	lule I. In ory of IC's; (FEOL), Ba	<b>troduction [L – 2; T</b> Operation & Models	<b>'-0</b> ] for Devices				
Pre-I Later in Th Syste Dose Mult  Mod Phys evap disad types Meta	d of Clean R  lule III. Ox and Wet Oxi de Charges, I  lule IV. Li rview of Litt cal Aligners Lithography, lule V. Di Deposition a ral Diffusion hermal Diffusion hermal Diffusion thermal Diffusion Energy Im lule VI. The sical Vapor poration, La dvantages of s, Boundari allorganic Co  lule VII. Et	ectronic Materials as per	s, Si, Poly Si of Si.  O]  xidation, Ox.  COS, STI, O  - 0]  Sources, Ma of Focus, Ad hy.  olantation [In Modeling, In Mod	idation Rate exidation Systems, Photore vanced Lithout L – <b>7; T - 0]</b> Dose, 2-Step th, Irvin's Cutation, Applia Profile, Ran Post Implant of CVD techniques	Constants, Dotem.  Constants, Dotem.  Position of tem.  Constants, Dotem.  Constants, Compon.  Constants, Dotem.  Constants, Dotem.  Constants, Dotem.  Constants, Dotem.  Constants, Dotem.  Constants, Compon.  Constants, Constants, Compon.  Constants, Con	pant Redistrance of Plan Lithogram Lithogram Lithogram Lithogram Lithogram Charles, Ion Charles, Ion Charles, Ion Charles, Advanta techniques, APCVD,	an room, tribution, notoresist raphy, X- Diffusion, Problems clantation Straggle, anneling, on beam ages and an reaction

	Overview of Interconnects, Contacts, Metal gate/Poly Gate, Metallization, Problems in							
	Aluminum Metal contacts, Al spike, Electromigration, MetalSilicides, Cu metal lines, Multi-							
	Level Metallization, Planarization, Inter Metal Dielectric.							
	Module IX. Etching [L – 7; T - 0]							
	NMOS, CMOS process, SOI process, 3D IC Process, Packaging.							
	Total Contact Hours: (L=42, T=0)= 42							
Text Books,	Text Books:							
and/or	1. S. M. Sze, "VLSI Technology", 2nd Edition, McGraw Hill, 2003.							
Reference	2. S. K. Gandhi, "Silicon Process Technology", 2nd Edition, Wiley India, 2009.							
Material	, , , , , , , , , , , , , , , , , , ,							
	Reference Books:							
	1. J. Plummer, M. Deal and P. Griffin, "Silicon VLSI Technology", 1st Edition, Pearson							
	Education, 2009.							
	2. S. M. Sze and May, "Fundamentals of Semiconductor Fabrication", 2nd Edition, Wiley,							
	2004.							

	EC2011: VLSI Technology [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO Statement Program Outcomes										
		PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Outline the basics of semiconductor crystal properties and growth process of Si wafer.	1	1	3	2	1	1			
CO2	Identify the fundamentals of IC fabrication.	1	1	3	3	2	1			
CO3	Illustrate the different methods involved in VLSI fabrication process	2	2	3	2	3	1			
CO4	Appreciate the advanced methods involved in IC fabrication.	2	2	3	3	3	1			
CO5	CO5 Build the knowledge of process integration-NMOS, CMOS. 3 3 3 1									
	Average	1.8	1.8	3	2.6	2.4	1			

	Departme	nt of Electronics &	Communica	ation Engine	eering					
	T:41f 41-	Program Core		Total conta	ct hours : 56					
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit			
EC2012	VLSI System Design	PCR	3	4						
<b>Pre-requisites</b> / Digital IC Desi Analog IC Desi	/Co-requisites: gn[EC1013]		(CA:15% End-Term Continuo	), Mid-Term n Assessmen	nt (CA): Quiz	MA:25%)				
Course Outcomes	<ul> <li>After the completion of the course, the student will be able to</li> <li>CO 1: Understand the full custom and semicustom design flow.</li> <li>CO 2: Learn about static timing analysis and design constraints.</li> <li>CO 3: Understand the design for testability flows.</li> <li>CO 4: Identify and interpret the design towards realizing VLSI design.</li> <li>CO 5: Design and analyse the performance (speed, power) of VLSI circuits and design for different specifications.</li> <li>CO 6: Evaluate and design of memory cell.</li> <li>Module I. Overview of VLSI System Design [L - 2; T - 0]</li> </ul>									
Covered	VLSI System des research issues in concepts. Deep S  Module II. Block specification process and opera annotation & sime sime sime sime series of systems and systems and series of systems and series of systems and series of systems and series of systems and systems and systems and series of systems and systems are systems and systems and systems and systems are systems and systems are systems and systems and systems are sys	sign methodologies, in industry: System of ub-micron Technologies, and in schematic design in sub-micronous static ting and types; SRAM array design and uterface, charge pumperations of NVM; Candital Design for Testabil DFT, DFT directory Mapping, Scan mapologic, ATPG, DFT for the state of the schematic design in schematic	VLSI design asse studies. gies: Some E  [L - 6; T - 1] a entry, netling with DRC/ L  edone with p  atic Timing aning: setup & rachronous of C format: deart, synchronous of C format: deart, s	a flow, Rece Design auto Design Issues  I st generation VS clean, pararasitic infor  Analysis [I i i i i i i i i i i i i i i i i i i	nt Trends in Nomation of VI.  n and simulation and simulation and simulation, Concern and constraints.  AM interface-rell-basic principles and simulation, using principles and simulation, concern an	ion, simula on for R & epts of PCI & false path ains & clock clock ints, environmemory raddress deciple and opage memoring and fixing re-compile ion, simulation for R & epts of PCE	tion for C, back ELL.  hs, clock k gating; onmental ead and ecoding, peration, ry.  ng DFT d cores, etion for C, back ELL.			

	& timing checks, interconnection architectures.
	Total Contact Hours: (L=42, T=14)= 56
Text Books,	Text Books:
and/or	1. N. H. E. Weste and C. Harris, "Principles of CMOS VLSI Design: A System Perspective",
Reference	3rd Edition, Pearson Education 2007.
Material	2. Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits: A Design Perspective", Second Edition, Pearson Education, 2016.
	<ul> <li>Reference Books:</li> <li>Michael L. Bushnell, Vishwani D. Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits", Kluwer Academic Publishers 2002.</li> </ul>
	2. Sung-Mo Kang, Yusuf Leblebici, "CMOS Digital Integrated Circuits", 3rd edition, Tata McGraw-Hill, 2003.

	EC2012: VLSI System Design [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	Program Outcomes									
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Understand the full custom and semicustom design flow.	1	1	2	2	3	2			
CO2	Learn about static timing analysis and design constraints.	1	1	2	2	3	1			
CO3	Understand the design for testability flows.	1	1	2	3	3	3			
CO4	Identify and interpret the design towards realizing VLSI design.	2	1	2	3	3	1			
CO5	Design and analyse the performance (speed, power) of VLSI circuits and design for different specifications.	1	2	2	3	3	3			
CO6	Evaluate and design of memory cell.	2	1	2	3	3	3			
	Average	1.33	1.17	2	2.67	3	2.67			

## **B.** Core Laboratories

	Departmen	t of Electronics and	Communica	tion Engine	ering					
Course	Title of the course	Program Core	Total Nun	nber of conta	ct hours		Credit			
Code		(PCR) / Electives	Lecture	Tutorial	Practical	Total				
		(PEL)	(L)	(T)	(P)	Hours				
			0	0	4	4	2			
EC1061	Analog IC Design	Core (Lab)								
	Pre-requisites/Co-requisites: Course Assessment methods: (Continuous Assessment (CA), Mid-sem									
	ites/Co-requisites:	*		ssessment (CA	A), Mid-ser	nester				
	Basic knowledge of Linux and assessment (MA) and end assessment (EA)):  Devices / Circuits [ECS352]  Assignments, Quiz/ test, and End Semester Examination									
Devices / C					xamination					
Course		n the course, student w								
Outcomes	• CO1: Operate	CAD tools (Cadence	e/Mentor) to	simulate A	analog blocks	in Moder	n CMOS			
	process.									
		ne the characteristics of	-			-	ysis.			
	_	an inverter (and other b	_			ations.				
		e a differential amplifi								
		ate various performanc			MR, PSRR, SF	R, Power Di	ssipation,			
		ise Margin with respec			1 . 1					
/ID •		e the effect of process	variation usii	ng Monte Ca	rio simulation	l .				
Topics Covered/	List of experiment	ts: ation of NMOS and PN	IOS abaraata	ristias						
Syllabus		ation of NMOS and PN			1-' 1 a CC	)				
Synabus		n of NMOS and PMOS				,				
		n of CMOS Inverter ar				ver				
		a voltage reference an		•	0 1					
		simulation of Commo								
	_	n of Ring Oscillator.		•						
		rlo Simulation and pro	cess variation	n						
Text/		vi , "Design of Analog	CMOS Integ	grated Circui	ts", McGraw-	Hill -				
Reference	2. Cadence Tuto									
Materials	https://nano.v	<u>viki.ifi.uio.no/Cadence</u>	ence-Tutorial-English-cadence 6.1.6							

	EC1061: Analog IC Design Lab [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	Statement	Program Outcomes								
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Operate CAD tools (Cadence/Mentor) to simulate Analog blocks in Modern CMOS process.	3	1	2	2	2	1			
CO2	Determine the characteristics of active/ & passive devices for modeling and analysis.	1	1	3	3	3	1			
CO3	Design an inverter (and other basic gates) based on the given specifications.	2	2	3	3	3	1			
CO4	Optimize a Differential amplifier to meet the target specification	3	1	2	2	2	1			
CO5	Appreciate various performance metrics like CMRR, ICMR, PSRR, SR, Power Dissipation, Delay, and Noise Margin with respect to design variables.	1	1	3	3	3	1			
CO6	Examine the effect of process variation using Monte Carlo simulation	3	1	2	2	2	2			
	Average	2	1.2	2.6	2.6	2.6	1			

	Departmen	t of Electronics and	Communica	tion Engine	ering				
Course	Title of the course	Program Core	Total Nur	nber of conta	ct hours		Credit		
Code		(PCR) / Electives	Lecture	Tutorial	Practical	Total			
		(PEL)	(L)	(T)	(P)#	Hours			
EC1062	Digital IC Design	Core (Lab)	0	0	4	4	2		
	Lab								
	ites/Co-requisites:	Course Assessment					id-Term		
	ronics (ECC01),	Assessment (MA:2							
	Semiconductor Devices and Continuous Assessment (CA): Quizzes/Class tests/Assignments/Attended					ndance			
Modeling (EC1011), Digital									
	Systems (ECC402),								
Course	Design (EC1012)	CMOC :tt	4 41!	:C:4:					
Outcomes	_	a CMOS inverter to me	_	-					
Outcomes	_	<ul> <li>CO2: Explain the CAD tool flow for Physical design of digital circuits.</li> <li>CO3: Analyze the impact of device sizes in the implementation of CMOS circuits.</li> </ul>							
	_	and implementation of		-		iicuits.			
	0	the performance of C			ilitiai circuits				
		e Layout of CMOS Ci	_	circuits.					
Topics	List of experiment	·	icuits						
Covered		d plot the static (VTC)	) characterist	ics of CMOS	inverters				
00,0100		d plot the dynamic cha							
		d simulation of CMOS				S.			
		d implementation of C	MOS transm	nission gate a	nd logic circu	its using pa	iss		
		logic (PTL).							
		wo-phase non-overlap							
		d implementation of ded d simulation of FFs (D				·c			
		of SRAM Cell and me			pass transistor	<b>S.</b>			
		Layout of CMOS i) In			ite				
	). Diaw the		, e						
	Note: The simulat	ions will be carried o	ut using CM	IOS 180 nm	and 65 nm p	rocess. For	all the		
		ents need to measure							
	Margin, etc., for v	arious loads. Results	should also	capture the	impact of PV	T variatio	ns.		
Text Books									
and/or		nd, " <i>Digital VLSI Chip</i>	Design with	h Cadence ar	nd Synopsys C	AD Tools",	2nd		
Reference		rson Education 2009.							
Material		ey, Anantha Chandrak				ated Circu	its: A		
	Design Pers	Design Perspective", Pearson Education, 2nd Edition, 2016.							

	EC1062: Digital IC Design Lab [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
co	Statement	Program Outcomes								
	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Design a CMOS inverter to meet the given specifications.	3	1	2	2	2	1			
CO2	Explain the CAD tool flow for Physical design of digital circuits.	1	1	3	3	3	1			
CO3	Analyze the impact of device sizes in the implementation of CMOS circuits.	2	2	3	3	3	1			
CO4	Design and implementation of combinational and sequential circuits	2	2	3	3	3	1			
CO5	Evaluate the performance of CMOS digital circuits.	2	2	3	3	3	1			
CO6	Draw the Layout of CMOS Circuits	2	2	3	3	3	1			
	Average	2	1.6	2.8	2.8	2.8	1			

	Departmen	nt of Electronics and	Communica	tion Engine	ering					
Course	Title of the course	Program Core	Total Nur	mber of conta	act hours		Credit			
Code		(PCR) / Elective	Lecture	Tutorial	Practical	Total				
		(PEL)	(L)	(T)	(P)	Hours				
EC2061	VLSI System	Core-Lab	0	0	4	4	2			
	Design Lab									
Pre-requisit	es/Co-requisites:	Course Assessment	methods: (C	ontinuous A	ssessment (Ca	A:15%), M	id-Term			
EC1061, EC	1062,	Assessment (MA:2	5%) and End	-Term Asses	ssment (EA:60	)%))				
		Continuous Assess	ment (CA): Ç	uizzes/Class	s tests/Assigni	ments/Atter	ndance			
Course	CO1: Employ	CAD tools to carry ou	t Mixed Sign	al Design us	sing bottom up	approach				
Outcomes	CO2: Illustrate	e gm/ID plots and its u	se in Analog	Circuit Desi	gn					
		Opamps to meet any g								
		and implementation of			processor.					
		e the performance of V	LSI Designs.	•						
Topics	List of experimen									
Covered/		n of gm/ID plots for va		el lengths.						
Syllabus		2. Design and optimize a two stage Opamp.								
		Band-gap reference C								
		8 bit Flash ADC and a								
		d implementation of A								
	0	d implementation of S			7					
	0	d implementation of N		_		hr. 2 madu	laa			
		d implementation of C d implementation of R			mai and smit-	by-2 modu	ies.			
	0	d implementation of S			tend Modules	ı				
		esign of Analog CMOS					002			
	· · · · · · · · · · · · · · · · · · ·		0				J02.			
Reference		2. Allan Hastings, "The Art of Analog Layout", Prentice Hall, Second Edition, 2005.								
Materials		3. N. H. E. Weste and C. Harris, "Principles of CMOS VLSI Design: A System Perspective", 3rd Edition, Pearson Education 2007.								

	EC2061: VLSI (	•	Ü		omes (PO	9s)]	
CO	Statement		1 =		n Outcom		
	S 1440 1440 140	PO1	PO2	PO3	PSO1	PSO2	PSO3
CO1	Employ CAD tools to carry out Mixed Signal Design using bottom up approach	1	1	2	3	3	1
CO2	Illustrate gm/ID plots and its use in Analog Circuit Design	2	2	2	3	3	1
CO3	Design Opamps to meet any given specification	2	2	2	3	3	1
CO4	Design and implementation of various components of a processor	3	2	3	3	3	1
CO5	Evaluate the performance of VLSI Designs.	3	3	3	3	3	2
	Average	2.2	2	2.4	3	3	1.2

## **C.** Common Pool Electives

	Departmen	t of Electronics and C	Communica	tion Engine	ering		
C		Program Core		Total conta	ct hours: 57		
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit
EC9030	Error Control Coding	PEL	3	1	0	4	4
Analog Co (ECC401)	ics – II (MAC 02); immunication  CO1: Acquir CO2: Unders CO3: Learn CO4: Analyz CO5: Differe  Module I. (L – Introduction to Line  Module III. (L – Binary Linear Bloc properties of linear  Module IV. (L – BCH Codes: Alge  Module V. (L – Reed Solomon (RS  Module VI. (L – Convolution Codes probability.  Module VII. (L – LDPC Codes: Defir Graph, Decoding, I	ebraic description, Encoder 4; T-1) erties, Encoding and D 3; T-1) Codes: Definition, D 7; T-2) Definition, Encoding 3; T-1) entition, Construction, R terative Decoding	cypes of error, encoding ar Turbo codes. In channels. Int coding strong, Field, Vold Parity Cheng Code.  Decoding and Decoding.  Trellis and Second and Se	d-Term Asse Quizzes/Class r control code and decoding ategies. ector Space. ck Matrices, ecoding of C  S codes. State represe	ssment (EA: 6 s tests/Assignment ing techniques of different co  Dual Codes, I  yclic codes.	nents/Atter	General , Error
Text Books and/or Reference Material	1. Shu Lin a applicatio	nd Daniel. J. Costello ns: 2 <sup>nd</sup> Ed., Pearson I ira and P. G. Farrel, E.	ndia, New D	entrol Coding elhi, 2010.		als and	

### **Reference Books:**

1. Todd.K. Moon, Error Correction Coding: Mathematical Methods and Algorithm, 1<sup>st</sup>Ed., Wiley India, New Delhi, 2005.

	EC9038: Error Con [Mapping between Course Outcome		•		itcomes (P	Os)]	
g o				Progra	am Outcor	nes	
CO	Statement	PO1	PO2	PO3	PSO 1	PSO 2	PSO 3
CO 1	Acquire idea about different types of error control coding techniques.	3	1	1	3	2	1
CO 2	Understand generator matrix, encoding and decoding of different codes.	2	2	2	3	1	2
CO 3	Learn LDPC, BCH, RS and Turbo codes.	2	2	1	3	1	2
CO 4	Analyze and mitigate errors in channels.	3	1	3	3	1	1
CO 5	Differentiate between different coding strategies.	1	1	2	3	2	2
	Average	2.2	1.4	1.8	3.0	1.4	1.6

	Department of	f Electronics and C	Communication	on Engineerii	ıg			
	<u>'</u>	Program Core		Total conta	ct hours: 56			
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit	
EC9031	Digital Signal Processing & Application	Electives (PEL)	3	1	0	4	4	
Pre-requisites: Signals and Systems (ECC303) Mathematics – II (MAC02)		Course Assessment methods: (Continuous Assessment (CA:15%), Mid-Term Assessment (MA:25%) and End-Term Assessment (EA:60%))  Continuous Assessment (CA): Quizzes/Class tests/Assignments/Attendance						

#### Course Outcomes

On successful completion of this course, students should have the skills and knowledge to:

- CO1: Analyse a given signal or system using tools such as Fourier transform and z-transform to know the property of a signal or system.
- CO2: Process signals to make them more useful; and how to design a signal processor for a given problem, construct simple IIR and FIR filter.
- CO3: Design and Analysis of various types of Analog Butterworth and Chebyshev Filters
- **CO4:** Design methods to convert analog filters into digital filters.
- CO5: Perform Frequency transformations in Analog and Digital domains. Realization of Digital FIR and IIR Filter Structure.
- **CO6:** Describe the operation of adaptive systems

#### Topics Covered/ Syllabus

#### Module I. (L-1)

Introduction: reasons behind digital processing of signals, brief historical development, organization of the course. [CO#1]

#### Module II. (L-2)

Theory of discrete time linear system sequences, linear time invariant systems, causality, stability, difference equations, frequency response, discrete Fourier series, relation between continuous and discrete systems, Inverse Systems, Stability. [CO#1]

#### Module III. (L-2; T-1)

Z-transform: definition, properties of Z transform, system function, digital filter implementation from the system function, region of convergence in the Z plane, determining filter coefficients from the singularity locations, geometric evolution of Z transform in the Z plane, relationship between Fourier transform and Z transform, inverse Z transform. [CO#1]

#### Module IV. (L-3; T-1)

Transform technique: Fourier transform, its properties, inverse Fourier transform, discrete Fourier transform, properties of DFT, circular convolution, computations for evaluating the DFT, decimation in time and decimation in frequency, discrete Hilbert transform.

#### Module V. (L-5; T-2)

Digital filter structures: system describing equations, filter categories, All Pass Filters, Comb Filters, direct form I and II structures, cascade and parallel communication of second order systems, Polyphase representation of filters, linear phase FIR filter structures, Compensatory Transfer Functions, frequency sampling structure for the FIR filter. Test for Stability using All Pass Functions. [CO#1, 2]

#### Module VI. (L-5; T-2)

IIR filter design techniques: Analog Filter Design, Analog Butterworth lowpass filter design techniques, Analog Chebyshev LPF, Design methods to convert analog filters into digital filters, frequency transformation for converting lowpass filters into other types, all-pass filters for phase response compensation. [CO#2, 3]

#### Module VII. (L-5; T-2)

Digital Filter Structures: IIR Realizations, All Pass Realizations, FIR and IIR Lattice Synthesis, IIR Design by Bilinear Transformation, Digital to Digital Frequency Transformation. [CO#2, 3,4]

#### Module VIII. (L-5; T-1)

FIR filter design techniques: Windowing method for designing FIR filters, DFT method for approximating the desired unit sample response, combining DFT and window method for designing FIR filter, frequency sampling method for designing FIR filter [CO#2, 3]

#### Module IX. (L-5; T-2)

FFT- Derivation of the Radix-2 FFT: Describe the purpose of the Fast Fourier Transform (FFT) and explain its relationship with DFT, Outline the Fast Fourier Transform (FFT) in mathematical form using twiddle factors, Explain the properties of twiddle factors, Describe how the N-point sequence can be decomposed into N/2-point sequences and how the Discrete Fourier Transform (DFT) can be calculated, Explain the relationship between N-point DFT with N/2-point DFT of even and odd values of the signal, Outline the benefits of the radix method for FFT and its computational savings. [CO#1,2]

#### Module X. (L-3; T-1)

Adaptive Filters - Prediction and System Identification: Describe the characteristics of adaptive systems, Explain the functionality and operation of a closed-loop configuration involving adaptive filters, Explain the functionality and operation of a prediction configuration and system identification configuration involving adaptive filters, Outline applications for the system identification configuration with adaptive filters. [CO#5]

#### Module XI. (L-3; T-1)

Adaptive Filters - Equalization and Noise Cancellation: Explain the operation of the equalization configuration and the noise cancellation configuration involving adaptive filters, Outline applications for the equalization and noise cancellation configurations with adaptive filters, and Explain how noise cancellation works through adaptive filters. [CO#4,5]

#### Module XII. (L-3; T-1)

Adaptive Filters - Adaptive FIR filter and the LMS algorithm: Outline the operations of a basic adaptive Finite Impulse Filter (FIR) filter system in mathematical form, Explain the cost function of an adaptive Finite Impulse Filter (FIR) filter system, Outline the concept and purpose of the Steepest Descent and the Least Means Squares (LMS) algorithm, Discuss the pros and cons of using the LMS algorithm for adaptive FIR filtering. [CO#2, 3, 4, 5]

#### **Total Contact Hours:** (L=42, T=14)= 56

#### Text Books:

- Alan V. Oppenheim, Ronald W. Schafer, and John R. Buck, "Discrete-Time Signal Processing", Second Edition, Pearson Education India.
- John G. Proakis, Dimitris G. Manolakis, and D Sharma, "Digital Signal Processing: Principles", Algorithms and Applications, 3rd Edition, Pearson Education India.
- Richard G. Lyons, "Understanding Digital Signal Processing", Prentice Hall, 1996. ISBN: 0201634678.
- 4. Sanjit K. Mitra, "Digital Signal Processing: A Computer Based Approach", McGraw-Hill Higher Education
- 5. Tarun Kumar Rawat, "Digital Signal Processing", Oxford University Press, ISBN: 9780198081937
- 6. Donald S. Reay, "Digital Signal Processing Using the ARM Cortex M4 Paperback".

#### Text Books, and/or Reference Materials

#### **Reference Books/Materials:**

- 1. S. W. Smith, "The Scientist and Engineer's and Guide to Digital Signal Processing", California Technical Publishing, 1997. ISBN: 0-9660176-3.
- Vinay K. Ingle, John G. Proakis, "Digital Signal Processing using MATLAB," Brooks/Cole-Thomson Learning
- 3. https://nptel.ac.in/courses/117/102/117102060/
- 4. Digital Signal Processing using Arm Cortex-M based Microcontrollers: Theory and Practice <a href="https://www.arm.com/resources/education/textbooks/dsptextbook">https://www.arm.com/resources/education/textbooks/dsptextbook</a>

#### EC9031: Digital Signal Processing & Application (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)] **Program Outcomes** CO **Statement PSO PSO PSO PO 1** PO<sub>2</sub> **PO3** 1 2 3 Analyse a given signal or system using tools 3 3 1 CO 1 such as Fourier transform and z-transform to know the property of a signal or system. 1 1 Process signals to make them more useful; 2 1 1 and how to design a signal processor for a CO 2 given problem, construct simple IIR and FIR filter. Design and Analysis of various types of 3 3 3 3 2 2 CO3 Analog Butterworth and Chebyshev filters. Design methods to convert analog filters into 3 3 3 2 2 2 CO 4 digital filters. 3 2 3 3 3 Perform Frequency transformations in 3 CO 5 Analog and Digital domains. Realization of Digital FIR and IIR Filter Structure.

2.6

2.6

2

2.4

2

1.8

Average

<u>-</u>	Departme	ent of Electronics and	Communica	tion Engine	ering						
Course	Title of the course	Program Core	Total con	tact hours:	56		Credit				
Code		(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours					
EC9032	Detection and Estimation Theory	PEL	3	1	0	4	4				
Analog Cor	ites: EC1001, mmunication (ECC401) mmunication (ECC501)	Course Assessment assessment (MA) ar Assignments, Quiz/ Examination	nd end assess	ment (EA)):	· 						
Course Outcomes	<ul> <li>applications t</li> <li>CO2: To fan</li> <li>CO3: To dev processing al</li> </ul>	nmiliarize students with o Communication and Statistize students with Statistical required mathematical gorithm	Signal proces ignal Detecti- tical skills for	sing on Theory r design and	implementatio						
Topics Covered	Important probab Cauchy etc. Biv	Random Signal and R ility distribution functionariate and Multivariate dicity, Gaussian Process	ons: Gaussiar e Distributio	n, Chi-square on; Random	e, Rayleigh, R Process, Co						
	Introduction to shypothesis testing performance. Neg detector, Minimas	Module II. Classical Decision Theory (L – 6; T - 2) Introduction to signal detection problems; Bayes Criterion: Binary Hypothesis testing, M-ary hypothesis testing; Maximum Likelihood based Optimal detection, LRT( Likelihood ratio test) and performance. Neyman Pearson Criterion for optimal detection, Minimum probability of error detector, Minimax Criterion  Module III. Detection of Deterministic signal (L – 4; T - 2)  Matched Filter Detection, Optimal detection for white and Nonwhite noise, Multiple Hypothesis testing:									
		Module IV. Detection of Random Signal (L – 5; T - 1) Estimator Correlator, Energy Detector;									
		Module V. Detection of Signal with unknown parameters (L − 5; T - 2) Composite Hypothesis Testing: Bayesian Approach and GLRT, Sinusoidal detection;									
	Introduction to	Module VI. Minimum Variance Unbiased Estimation (L – 6; T - 2) Introduction to signal Estimation, Minimum variance unbiased estimator (MVUE), Unbiased estimators, MVUE Criterion, Cramer Rao Lower bound (CRLB); General CRLB for signals in white noise.									
	Bayesian Formula	Module VII. Random parameter Estimation: (L – 6; T - 2) Bayesian Formulation, Minimum mean square error (MMSE) and MAP estimation, Linear MMSE estimation, Wiener and optimum MMSE Filtering;									
	Least squares esti	Module VIII. Non-Random Parameter Estimation: (L – 6; T - 2) Least squares estimation, Best linear unbiased estimation (BLUE), Geometric interpretations, Maximum likelihood Estimation, Efficiency and consistency of estimators and asymptotic properties									
m	m · n	Total Contact Hours: (L=56, T=0)= 56									
Text Books and/or Reference	1. Fundam	entals of Statistical Signon, Estimation, and Moo					n				

Material	Reference Books:
	Signal Detection and Estimation, Second Edition, Mourad Barkat Artech house.
	2. An Introduction to Signal detection and Estimation: H. Vincent Poor, Springer-Verlag

	EC9032: Detection and Estimation Theory (Elective)  [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]								
СО	Statement			Progra	m Outcom	ies			
CO	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3		
CO 1	To familiarize students with Classical Statistical Inference Techniques and their applications to Communication and Signal processing	3	3	3	3	1	2		
CO 2	To familiarize students with Signal Detection Theory	3	3	3	3	1	2		
CO 3	To develop required mathematical skills for design and implementation of statistical signal processing algorithm	3	3	3	3	1	3		
	Average			3	3	1	2.33		

	Departmer	nt of Electronics and	Communica	tion Engine	ering						
Course		Program Core	Total	Number of	contact hour	s: 56					
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit				
EC9033	Statistical Signal Processing	PEL	3	1	0	4	4				
		Course Assessmen	nt methods: (	Continuous .	Assessment (C	CA), Mid-se	emester				
Pre-requisit	es: EC1001	assessment (MA) and end assessment (EA)):  Assignments, Quiz/class test, Mid-semester Examination and End Semester Examination									
Course Outcomes	<ul><li>CO2: To fami problems.</li><li>CO3: Design a</li></ul>	• CO2: To familiarize students with application of hypothesis testing to signal and event detection problems.									
Topics Covered	The filtering proble	<b>Module 1.</b> Background and Preview (L – 4, T – 1) The filtering problem, Linear Optimum Filters, Adaptive Filters, Linear Filter Structures, Approaches to develop linear adaptive filters, Adaptive Beamforming (4L)									
	Partial characteriza Matrix, Stochastic i Yule-Walker eqns transmission of stat <b>Module 3. Weine</b> The statement of La	<ul> <li>Module 2. Stochastic Processes and Models(L – 6, T – 2)</li> <li>Partial characterization of a discrete-time stochastic process, Mean Ergodic Theorem, Correlation Matrix, Stochastic models, Wold decomposition, Asymptotic stationarity of an autoregressive process Yule-Walker eqns., complex Gaussian Process, Power Spectral Density and its properties transmission of stationary process through a linear filter, Power spectrum estimation.</li> <li>Module 3. Weiner Filters: (L – 3, T – 1)</li> <li>The statement of Linear Optimum Filtering, Principle of Orthogonality, minimum mean-square error Wiener-Hopf equations (3L)</li> </ul>									
	<b>Module 4. Linear Prediction</b> : (L – 5, T – 2) Forward Linear Prediction, Backward Linear Prediction (3L), Levinson-Durbin Algorithm, Properties of prediction-error filters, Autoregressive modelling of a stationary random process, Cholesky Factorization, Lattice Predictors, All-pole, All-pass Lattice Filter										
		Module 5. Method of Steepest Descent: $(L-3, T-1)$ Basic idea of steepest descent algorithm, Steepest descent applied to Wiener filter, stability, Examples									
	Structure and open comparison between the LMS algorithm	Module 6. Least-Mean-Square (LMS) Adaptive Filters: (L – 5, T – 2) Structure and operation of LMS algorithm, LMS Adaptation algorithm, Statistical LMS theory, comparison between LMS algorithm and steepest descent algorithm, directionality of convergence of the LMS algorithm for non-white inputs, Robustness of the LMS Filter, bounds on step size, transfer function approach for deterministic inputs, Normalized LMS Adaptive filters									
	Statement of Least Normal Equations Least Squares esti	Module 7. Method of Least Squares: (L – 5, T – 2) Statement of Least Squares Estimation problem. Data windowing, Minimum sum of error squares, Normal Equations and Linear Least Squares Filters, Time-Averaged correlation matrix, Properties of Least Squares estimates, Singular Value Decomposition (SVD), Pseudo-inverse, Interpretation of singular values and singular vectors, Minimum-Norm solution to the Linear Least Squares problem									
	Matrix Inversion	sive Least Squares (R Lemma, Exponentially recursion for the Sun	weighted	RLS algorith	nm, selection						

	adaptive noise canceller, convergence analysis of the RLS algorithm, Robustness of RLS Filters
	Module 9. Kalman Filters: (L – 5, T – 2) Recursive MMSE for scalar random variables, Statement of the Kalman Filtering problem, The Innovations process, Estimation of the state using Innovations process, Filtering, Initial Conditions, Kalman Filter as the unifying basis for RLS Filters, Kalman Filter variants, the Extended Kalman Filter
	Total Contact Hours: (L=41, T=15)= 56
Text Books,	Text Books:
and/or	1. Fundamentals of Statistical Signal Processing: Estimation Theory - Steven M. Kay
Reference	2. Adaptive Filter Theory - Simon Haykin (Fourth Edition)
Material	
	Reference Books:
	1. Statistical Digital Signal Processing and Modeling - Monson H. Hayes
	2. Probability, Random Variables and Stochastic Processes - Athanasios Papoulis and S. Unnikrishna Pillai
	3. An Introduction to Statistical Signal processing, Gray and Davisson, Cambridge University Press

	EC9033: Statistical [Mapping between Course Outcomes (				omes (PO	s)]	
CO	Statement			Progra	m Outcon	nes	
CO	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3
CO 1	Understanding statistical models in the analysis of signals using Stochastic processes	3	2	3	3	1	2
CO 2	To familiarize students with application of hypothesis testing to signal and event detection problems.	3	2	3	3	1	2
CO 3	Design and development of optimum filters using classical and adaptive algorithms.	3	2	3	3	1	3
	Average	3	2	3	3	1	2.33

		Progr	am Core	2 omes and		cation Engin				
Course	Title of		/ Electives	Lecture	Tutorial	Practical	5. 30	Credit		
Code	cours	Δ ' '	PEL)	(L)	(T)	(P)	Total Hours	Crean		
EC9034	Image Process		PEL	3	1	0	4	4		
Prerequisi			Course	Assessmen	nt methods:	(Continuous	Assessment (CA), 1	Mid-semes		
1. Si	gnals and	Systems		0.00	assmant (M	(A) and and a	ssassment (EA)):			
	ECC303]						ssessment (EA)):			
	igital Elect	ronics	Assign	Assignments, Quiz/class test, Mid-semester Examination and End Semest						
	ECC402]	al Processing				Examinatio	n			
	1911ai 51911a 103]	ai Fiocessing								
Course O	-	• CO1: U	nderstand	image enha	ncement an	d restoration	techniques.			
						tiresolution t				
				the applica	ation of mo	orphological	processing and seg	gmentation		
		digital i	-							
m · ~						techniques.				
Topics Co	overed	Module I.					Relationship bet	ween nive		
		Geometric tr					Keranonsinp bet	ween pixe		
			, -							
		Module II.								
		Gray level intensity transforms, Histogram processing, Image sharpening and smoothening								
		operations (spatial and frequency based)								
		Image Restoration[L – 6; T – 2]								
		Model of image degradation, Noise models, Restoration in the presence of noise only spatia								
		filtering, Periodic noise reduction by frequency domain filtering, Estimating the degradation								
		function, Weiner filtering, Constrained least squares filtering, Image interpolation and								
		resampling.								
		Module III.	Multi-reso	lution Ima	ge Processi	ng [L – 5; T	<b>- 2</b> 1			
							eries, Discrete wave	elet transfo		
			solution ana	alysis, Imag	e decompos	sition and cor	mpression using dis	crete wave		
		transform.								
		Module IV. Compression and Encoding of Image [L – 6; T – 2]								
				oding, Loss	y compressi	ion, Lossless	compression, Qual	ity preservi		
		adaptive con	npression.							
		Module V. Morphological Processing $[L-5; T-1]$								
							ansform, Algorithn	ns for featu		
		extraction.								
		Mr. JJ. 377	T C	4 - 4°	II. 6. T	21				
		Module VI.					detection, Threshol	ding Regi		
		based segmentation, Segmentation by morphological watersheds, Use of motion in segmentation.								
		Module VII					ons $[L-4; T-2]$	rarchy Ca		
		invariant fea					tree and feature hie	raicity, Sc		
		m, arrant ica	care trains10	, 1110t0g1	01 011011		ntact Hours: (L=4	2, T=14)=		
Text Boo	ks, and /	Text Books								
or Refere							ssing, 4th Edition, F			

Material	2. A Das, Guide to Signals and Patterns in Image Processing- Foundations, Methods
	and Applications, 1st Edition, Springer, 2015.
	3. M Sonka, R Boyle, and V Hlavac, Digital Image Processing and Computer Vision,
	1st Edition, Cengage Learning India, 2008.
	Reference Books:
	1. K R Castleman, <i>Digital Image Processing</i> , 2nd Edition, Pearson India, 2011.
	2. S Sridhar, <i>Digital Image Processing</i> , 2nd Edition, Oxford University Press, 2016.

	EC9034: Image Processing (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]								
	Program Outcomes								
СО	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3		
CO 1	<b>Understand</b> image enhancement and restoration techniques	3	3	3	3	3	2		
CO 2	Analyze digital images through multiresolution techniques	3	3	3	3	3	2		
CO 3	Understand the application of morphological processing and segmentation in digital images	3	3	3	2	2	2		
CO 4	Interpret digital image recognition techniques	3	3	3	3	2	2		
	Average	3	3	3	2.75	2.5	2		

Course	Title of the course	Program Core	Total contact hours: 56						
Code		(PCR) / Electives	Lecture	Tutorial	Practical	Total	Credit		
		(PEL)	(L)	(T)	(P)	Hours			
	One on the court for	PEL							
EC9035	Queuing Theory for Telecommunication	(Program	3	1	0	4	4		
		Elective)							
Pre-requis	sites: EC 1001	Course Assessment				A), Mid-ser	nester		
		assessment (MA) an				1 F 1 C.			
		Assignments, Quiz/ Examination	ciass test, M	ia-semester	Examination a	ina Ena Sei	nester		
	CO1: To understand	the concept of queuir	ng models ar	nd apply in F	Ingineering				
Course		d significance of advar	-			Networks			
Outcomes		xpertise to analyse and		•		1 (00 ) (01115			
Topics	-	of Probability Conce							
Covered	Random variables, Bine				ma, Normal, l	Moments o	f randor		
	variables, Moment Gen		arkov's ineq	uality, Cheb	yshev's inequ	ality, Laws	s of larg		
	number, Transformation								
		Process [L - 6; T - 2		ntina nuasa	a Inton amiru	al and mai	tina tina		
	Exponential distribution and memoryless property, Counting process, Inter arrival and waiting time								
	distribution, Properties of Poisson process, Non homogeneous Poisson, Compound Poisson process, sum of independent Poisson, random splitting of Poisson process.								
	,	The state of the s	Ι						
	Module III. Markov	Chains and Renewa	l Theory [L	-9; T-3]					
	Discrete time Markov Chain, Chapman Kolmogorov Equation, Limiting probabilities, Time reversa								
	Markov Chains, Continuous time Markov Chain, Birth Death process, Transition probability function, Computation of Transition Probability, Reward Renewal Process, Semi Markov process, Regenerative								
		ion Probability, Rewa	rd Renewal	Process, Se	mi Markov pı	ocess, Reg	enerativ		
	Process.								
	Module IV. Markov	vian Queues [L – 9; T	' _ 31						
	Queuing process, syste			ouina System	ns Little's Fo	ormula. Ar	nalysis c		
	M/M/1, M/M/1/K, M/N								
		I/S, M/M/S/S, Queues	with unlim						
	queuing delays in FIFO			ited service	( M/M/∞ que	ues). Distri	bution o		
	queuing delays in FIFO parallel channels and Tr	case, M/M/1 and M/M		ited service	( M/M/∞ que	ues). Distri	bution o		
	parallel channels and Ti	case, M/M/1 and M/M runcation ( M/M/S/K)	I/S cases Erl	ited service	( M/M/∞ que	ues). Distri	bution o		
	parallel channels and Tr  Module V. Non-M	case, M/M/1 and M/M runcation ( M/M/S/K) arkovian Queues [L -	1/S cases Erl - 9; T – 3]	ited service ang's Formu	( M/M/∞ que ıla M/M/S/S, I	ues). Distri M/M/S; Qu	bution of eues wit		
	parallel channels and Tr  Module V. Non-Ma Poisson input General s	case, M/M/1 and M/M runcation ( M/M/S/K) arkovian Queues [L - ervice Time model, Po	1/S cases Erl - 9; T – 3] bisson input	ited service ang's Formu Constant Se	( M/M/∞ que ula M/M/S/S, I rvice time mo	ues). Distri M/M/S; Qu del. Queuir	bution ceues wit		
	module V. Non-Market Poisson input General swith Bulk service. Analysis	case, M/M/1 and M/M runcation ( M/M/S/K) arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/	1/S cases Erl - 9; T – 3] bisson input 1, M/G/1 sys	ited service ang's Formu Constant Se stem with de	( M/M/∞ que ula M/M/S/S, I rvice time mo elay distribution	ues). Distri M/M/S; Qu del. Queuir on. General	bution of eues with ag syster ization of		
	parallel channels and Tr  Module V. Non-Ma Poisson input General s	case, M/M/1 and M/M runcation ( M/M/S/K) arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/	1/S cases Erl - 9; T – 3] bisson input 1, M/G/1 sys	ited service ang's Formu Constant Se stem with de	( M/M/∞ que ula M/M/S/S, I rvice time mo elay distribution	ues). Distri M/M/S; Qu del. Queuir on. General	bution ceues wit		
	parallel channels and Tr Module V. Non-Ma Poisson input General s with Bulk service. Anal M/G/1 Theory. M/G/1 v Module VI. Networ	case, M/M/1 and M/M runcation ( M/M/S/K) arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically dist	1/S cases Erl - 9; T - 3] bisson input 1, M/G/1 sys ributed mess	ited service ang's Formu Constant Se stem with de lage. M/G/1	( M/M/∞ que ula M/M/S/S, I rvice time mo elay distributio with random s	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a	bution of eues with ng syster ization of rrival.		
	module V. Non-Market Poisson input General swith Bulk service. Analy M/G/1 Theory. M/G/1 v	case, M/M/1 and M/M runcation ( M/M/S/K) arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically dist	1/S cases Erl - 9; T - 3] bisson input 1, M/G/1 sys ributed mess	ited service ang's Formu Constant Se stem with de lage. M/G/1	( M/M/∞ que ula M/M/S/S, I rvice time mo elay distributio with random s	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a	bution of eues with ng syster ization of rrival.		
	parallel channels and Tr Module V. Non-Ma Poisson input General s with Bulk service. Anal M/G/1 Theory. M/G/1 v Module VI. Networ	case, M/M/1 and M/M runcation ( M/M/S/K) arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically dist	1/S cases Erl - 9; T - 3] bisson input 1, M/G/1 sys ributed mess	Constant Se stem with de tage. M/G/1	( M/M/∞ que ila M/M/S/S, I rvice time mo elay distributio with random s	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a neorem, Pri	bution of eues with ag system ization of crival.		
	parallel channels and Tr  Module V. Non-Ma Poisson input General s with Bulk service. Anal M/G/1 Theory. M/G/1 v  Module VI. Networ Traffic rate equation, Li Queues	case, M/M/1 and M/M runcation ( M/M/S/K) arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically dist	1/S cases Erl - 9; T - 3] bisson input 1, M/G/1 sys ributed mess	Constant Se stem with de tage. M/G/1	( M/M/∞ que ula M/M/S/S, I rvice time mo elay distributio with random s	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a neorem, Pri	bution of eues with ag system ization of crival.		
Text	parallel channels and Tr Module V. Non-Ma Poisson input General s with Bulk service. Anal M/G/1 Theory. M/G/1 v Module VI. Networ Traffic rate equation, Li	case, M/M/1 and M/M runcation ( M/M/S/K) arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically dist	1/S cases Erl - 9; T - 3] bisson input 1, M/G/1 sys ributed mess	Constant Se stem with de tage. M/G/1	( M/M/∞ que ila M/M/S/S, I rvice time mo elay distributio with random s	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a neorem, Pri	bution of eues with ag system ization of crival.		
Books,	parallel channels and Tr  Module V. Non-Ma Poisson input General s with Bulk service. Anal M/G/1 Theory. M/G/1 v  Module VI. Networ Traffic rate equation, Li Queues  Text Books:  1. Fundamentals	case, M/M/1 and M/M runcation ( M/M/S/K)  arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically dist  k of Queues [L - 4; T ttle Theorem for whole of Queuing Theory: G	1/S cases Erl - 9; T – 3] bisson input 1, M/G/1 systibuted mess 2 – 1] e network, B	Constant Se stem with de lage. M/G/1 surke Theore Total Corris, John Wi	( M/M/∞ que ula M/M/S/S, I rvice time moelay distribution with random sem, Jackson The Contact Hours ley & Sons	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a neorem, Pri s: (L=42, T	bution of eues with ag system ization of the control.  C=14)= 5		
Books, and/or	parallel channels and Tr  Module V. Non-Ma Poisson input General s with Bulk service. Anal M/G/1 Theory. M/G/1 v  Module VI. Networ Traffic rate equation, Li Queues  Text Books:  1. Fundamentals	case, M/M/1 and M/M runcation ( M/M/S/K)  arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/with geometrically distant the Theorem for whole	1/S cases Erl - 9; T – 3] bisson input 1, M/G/1 systibuted mess 2 – 1] e network, B	Constant Se stem with de lage. M/G/1 surke Theore Total Corris, John Wi	( M/M/∞ que ula M/M/S/S, I rvice time moelay distribution with random sem, Jackson The Contact Hours ley & Sons	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a neorem, Pri s: (L=42, T	bution of eues with ag system ization of the control.  C=14)= 5		
Books, and/or Referenc	parallel channels and Tr  Module V. Non-Ma Poisson input General s with Bulk service. Anal M/G/1 Theory. M/G/1 v  Module VI. Networ Traffic rate equation, Li Queues  Text Books:  1. Fundamentals	case, M/M/1 and M/M runcation ( M/M/S/K)  arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically dist  k of Queues [L - 4; T ttle Theorem for whole of Queuing Theory: G	1/S cases Erl - 9; T – 3] bisson input 1, M/G/1 systibuted mess 2 – 1] e network, B	Constant Se stem with de lage. M/G/1 surke Theore Total Corris, John Wi	( M/M/∞ que ula M/M/S/S, I rvice time moelay distribution with random sem, Jackson The Contact Hours ley & Sons	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a neorem, Pri s: (L=42, T	bution of eues with ag system ization of the control.  C=14)= 5		
Books, and/or Referenc e	parallel channels and Tr  Module V. Non-Ma Poisson input General s with Bulk service. Anal M/G/1 Theory. M/G/1 v  Module VI. Networ Traffic rate equation, Li Queues  Text Books:  1. Fundamentals 2. Queuing Theo	case, M/M/1 and M/M runcation ( M/M/S/K)  arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically dist  k of Queues [L - 4; T ttle Theorem for whole of Queuing Theory: G	1/S cases Erl - 9; T – 3] bisson input 1, M/G/1 systibuted mess 2 – 1] e network, B	Constant Se stem with de lage. M/G/1 surke Theore Total Corris, John Wi	( M/M/∞ que ula M/M/S/S, I rvice time moelay distribution with random sem, Jackson The Contact Hours ley & Sons	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a neorem, Pri s: (L=42, T	bution of eues with ag system ization of the control.  C=14)= 5		
Books, and/or Referenc	module V. Non-Mar. Poisson input General swith Bulk service. Anal. M/G/1 Theory. M/G/1 v. Module VI. Networ. Traffic rate equation, Li. Queues  Text Books:  1. Fundamentals 2. Queuing Theor. Springer Reference Books:	case, M/M/1 and M/M runcation ( M/M/S/K)  arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically dist  k of Queues [L - 4; T ttle Theorem for whole of Queuing Theory: G	1/S cases Erl - 9; T – 3] bisson input 1, M/G/1 sys ributed mess - 1] e network, B ross and Har ations Netwo	Constant Se stem with de age. M/G/1 surke Theore  Total Carris, John Winks and App	( M/M/∞ que ala M/M/S/S, I rvice time moelay distribution with random sem, Jackson The Contact Hours ley & Sons edications: Gior	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a neorem, Pri s: (L=42, T	bution of eues with ag system ization of the control.  C=14)= 5		
Books, and/or Referenc e	parallel channels and Tr  Module V. Non-Ma Poisson input General s with Bulk service. Anal M/G/1 Theory. M/G/1 v  Module VI. Networ Traffic rate equation, Li Queues  Text Books:  1. Fundamentals 2. Queuing Theor Springer  Reference Books: 1. Data Networks	case, M/M/1 and M/M runcation ( M/M/S/K)  arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically distance of Queues [L - 4; Total Theorem for whole of Queuing Theory: Gry and Telecommunical	1/S cases Erl - 9; T – 3] bisson input 1, M/G/1 systibuted mess 2 – 1] e network, B ross and Harations Netwo	Constant Se stem with de rage. M/G/1 Surke Theore  Total (Corris, John Winks and Appropriate Hall)	( M/M/∞ que ala M/M/S/S, I rvice time moelay distribution with random sem, Jackson The Contact Hours ley & Sons elications: Giovanne.	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a neorem, Pri s: (L=42, T	bution of eues with the eue eues with the eue eue eue eue eue eue eue eue eue e		
Books, and/or Referenc e	module V. Non-Marchis Poisson input General swith Bulk service. Analym/G/1 Theory. M/G/1 v. Module VI. Networ Traffic rate equation, Lie Queues  Text Books:  1. Fundamentals 2. Queuing Theospringer  Reference Books: 1. Data Networks 2. Introduction to	case, M/M/1 and M/M runcation ( M/M/S/K)  arkovian Queues [L - ervice Time model, Polysis of M/G/1, M/D/ with geometrically dist  k of Queues [L - 4; T ttle Theorem for whole  of Queuing Theory: G ry and Telecommunicat  - D. Bertsekas and R.	1/S cases Erl - 9; T – 3] bisson input 1, M/G/1 systibuted mess 2 – 1] e network, B  ross and Harations Network Gallager (Preory and Pr	Constant Se stem with de age. M/G/1 curke Theore  Total Corris, John Winks and Appropriete Hally actice – Smi	( M/M/∞ que ila M/M/S/S, I rvice time moelay distribution with random sem, Jackson The Contact Hours ley & Sons elications: Giovannications: G	ues). Distri M/M/S; Qu del. Queuir on. General ize batch a neorem, Pri s: (L=42, T	bution of eues with the eue eues with the eue eues with the eue eue eue eue eue eue eue eue eue e		

5. Probability & Statistics with Reliability Queuing and Computer Science Applications: Kishore Trivedi, Wiley

	EC9035 Queuing Theory for Telecommunication [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]							
CO	Statement	Program Outcomes						
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3	
CO1	To understand the concept of queuing models and apply in Engineering	3	3	3	3	1	2	
CO2	To understand significance of advanced queuing theory in Communication Networks	3	2	3	3	1	1	
CO3	To develop expertise to analyse and design Communication Networks	3	2	3	3	1	1	
	Average	3	2	3	3	1	1.33	

		Departi	nent of Electron	ics and Con					
Course	Titl	le of the course	Program		Total contact hours: 56				
Code			Core (PCR) /	Lecture	Tutorial	Practical	Total		
			Electives	(L)	(T)	(P)	Hours		
			(PEL)		, ,	,			
	M	licrowave and	, ,						
EC9036		illimeter wave	PEL	3	1	0	4	4	
LC7050	171	Circuits	122		1	Ü	·		
Pre requisit	ho•	Circuits		Course	csessment m	ethods: (Cont	inuous Asse	$\frac{1}{1}$	
-		tic theory and Tran	smission Lines			ent (MA) and o			
(ECC 40									
*		ices and Circuits-II	(ECC504)	_	_	ass test, Mid-s	emester Exa	illination and	
		ance to a prelimina		End Sen	nester Examin	ation			
microwave o	engine	ering.							
Course		• CO1: Students	will be able to lea	rn the intrica	cies of design	constraints at	high frequer	ncy.	
Outcomes		• CO2: The basic							
			ce applications we				-	•	
		• CO3: The stude	nts can design pla	anar circuits	and can provid	de reasoning fo	or the obtaine	ed results.	
Topics			Introduction: [L						
Covered			mm wave spec						
			Difference in Hi						
			nts. Miniaturizat					Realization of	
		reactive element	ts as microwave a	iiu iiiii wavo	pianai circui	t components.	[1][2]		
		Module II.	Review of Trans	mission line	theory Cond	cent of Scatte	ring Matrix	II 4· T _ 2	
		N-port networks						[12 4, 1 2	
				naurix, i rans	mission mairi	x and their rei	ationships		
		TV port network.	5-1 Toperties of 5 1	naurix, Trans	smission matri	x and their rei	ationsnips		
		-	Microwave and				•	2]	
		Module III.	-	mm wave W	/aveguide and	d Resonators	[L - 6; T - 2		
		Module III. Rectangular Wa frequency, prop	Microwave and a aveguide- design constant	mm wave W consideration, intrinsic	Vaveguide and on, TE and Twave impeda	d Resonators M modes, Thace, phase ar	$[\mathbf{L} - 6; \mathbf{T} - 2]$ $\mathbb{E}_{10}$ mode and group ve	alysis, cut-of locity, powe	
		Module III. Rectangular Wa frequency, prop transmission, at	Microwave and aveguide- design pagation constant tenuation, waveg	mm wave W considerations, intrinsic wide excitation	Vaveguide and on, TE and T wave impedation, wall current	d Resonators M modes, TE nce, phase ar ent; Introducti	$[\mathbf{L} - 6; \mathbf{T} - 2]$ $E_{10}$ mode and group veon of circular	alysis, cut-of locity, powe ar waveguide	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular w	Microwave and a veguide- design pagation constant tenuation, waveg vaveguide resor	mm wave W considerations, intrinsic wide excitation	Vaveguide and on, TE and T wave impedation, wall current	d Resonators M modes, TE nce, phase ar ent; Introducti	$[\mathbf{L} - 6; \mathbf{T} - 2]$ $E_{10}$ mode and group veon of circular	alysis, cut-of locity, powe ar waveguide	
		Module III. Rectangular Wa frequency, prop transmission, at	Microwave and a veguide- design pagation constant tenuation, waveg vaveguide resor	mm wave W considerations, intrinsic wide excitation	Vaveguide and on, TE and T wave impedation, wall current	d Resonators M modes, TE nce, phase ar ent; Introducti	$[\mathbf{L} - 6; \mathbf{T} - 2]$ $E_{10}$ mode and group veon of circular	alysis, cut-of locity, powe ar waveguide	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular w excitation.[1][3]	Microwave and aveguide- design pagation constant tenuation, waveg	mm wave W consideration i, intrinsic value excitation uide excitation	Vaveguide and on, TE and T wave impedation, wall current considerate	d Resonators M modes, Thace, phase arent; Introduction, resonar	[L-6; T-2] E <sub>10</sub> mode an and group ve on of circulant frequence	alysis, cut-of locity, powe ar waveguide	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular w excitation.[1][3]	Microwave and a aveguide- design pagation constant tenuation, waveg waveguide resor	mm wave W considerations, intrinsic wide excitations ator designator designat	Vaveguide and on, TE and T wave impedation, wall current consideration Resonator	A Resonators M modes, The character, phase are ent; Introduction, resonances [L - 6; T - 2]	[L-6; T-2 E <sub>10</sub> mode an and group ve on of circula at frequence	alysis, cut-of locity, powe ar waveguide yy, Q-factor	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular w excitation.[1][3]  Module IV. Propagation cha	Microwave and a aveguide- design pagation constant tenuation, waveg waveguide resort	mm wave W considerations, intrinsic wide excitation designation designations are parison for o	Vaveguide and on, TE and T wave impedation, wall current consideration consideration Resonator lifferent characteristics.	H Resonators M modes, TE nce, phase ar ent; Introducti tion, resonar as [L - 6; T - 2] acteristics of the	[L - 6; T - 2] E <sub>10</sub> mode an and group ve on of circulant frequence  2]	alysis, cut-of- locity, power ar waveguide by, Q-factor	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular w excitation.[1][3]  Module IV. Propagation cha strip line, micro	Microwave and aveguide- design pagation constant tenuation, waveg vaveguide resort  Planar Transmis tracteristics, comparting line, coplar	mm wave W considerations, intrinsic valued excitations and designs and designs are designs and designs are designs and designs and designs are designs and designs and designs and designs are designs are designs	Vaveguide and on, TE and T wave impedation, wall current consideration described the constant of the constant	A Resonators M modes, TE nce, phase ar ent; Introducti tion, resonar as [L - 6; T - 2] acteristics of the	[L - 6; T - 2] E <sub>10</sub> mode and group ve on of circulant frequence 2] he above meration, Substi	alysis, cut-of locity, power ar waveguide by, Q-factor	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular w excitation.[1][3]  Module IV. Propagation cha strip line, micro	Microwave and a aveguide- design pagation constant tenuation, waveg waveguide resort	mm wave W considerations, intrinsic valued excitations and designs and designs are designs and designs are designs and designs and designs are designs and designs and designs and designs are designs are designs	Vaveguide and on, TE and T wave impedation, wall current consideration described the constant of the constant	A Resonators M modes, TE nce, phase ar ent; Introducti tion, resonar as [L - 6; T - 2] acteristics of the	[L - 6; T - 2] E <sub>10</sub> mode and group ve on of circulant frequence 2] he above meration, Substi	alysis, cut-of locity, power ar waveguide by, Q-factor	
		Module III. Rectangular Wa frequency, proptransmission, at Rectangular wexcitation.[1][3] Module IV. Propagation chastrip line, microwaveguide, non	Microwave and aveguide- design pagation constant tenuation, waveguaveguide resort	mm wave We consideration intrinsic valued excitation actor designs ssion lines as parison for conar waveguides, Designation of the control of	Vaveguide and on, TE and T wave impedar on, wall current considerate and Resonator de, Slot line-design synthesis	H Resonators M modes, TE nce, phase ar ent; Introducti tion, resonar es [L - 6; T - 2] exteristics of the esign consider and analysis	[L - 6; T - 2] E <sub>10</sub> mode and group ve on of circulant frequence  2] he above meration, Substit[1][2]	alysis, cut-of locity, power ar waveguide ry, Q-factor entioned lines rate integrate	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular w excitation.[1][3]  Module IV. Propagation cha strip line, micro waveguide, non  Module V.	Microwave and a reguide- design pagation constant tenuation, waveg waveguide resort Planar Transmis tracteristics, comparadiating dielectr	mm wave W consideration to intrinsic wavelength uide excitation ator designs ssion lines as parison for on the parison for on the parison for one the parison for one the parison for one the parison for one the parison for one the parison for one	Vaveguide and on, TE and T wave impedar on, wall current considerated and Resonator different charate, Slot line-design synthesis	I Resonators M modes, The conce, phase arent; Introduction, resonances [L - 6; T - 2] Interesting the consider of the consideration of the con	[L - 6; T - 2] E <sub>10</sub> mode and group ve on of circulant frequence  2] he above meration, Substit[1][2] n [L - 8; T -	alysis, cut-oi locity, power ar waveguide by, Q-facto entioned lines rate integrate	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular w excitation.[1][3]  Module IV. Propagation cha strip line, micro waveguide, non  Module V. Microwave and	Microwave and a veguide- design pagation constant tenuation, waveg vaveguide resord Planar Transmis tracteristics, compostrip line, coplar radiating dielectr Passive Componemm wave passive	mm wave W consideration to intrinsic suide excitation ator designs ssion lines as parison for contact waveguing inciguides, Do ents and the	Vaveguide and on, TE and T wave impedar on, wall current considerated and Resonator design synthesis eir S-matrix I s and their S r	I Resonators M modes, The content of	[L - 6; T - 2] E <sub>10</sub> mode and group ve on of circulant frequence  2] he above meration, Substit[1][2] n [L - 8; T - ntation: Atternation and the statement of t	alysis, cut-o- locity, power ar waveguide by, Q-factor entioned line rate integrate	
		Module III. Rectangular Wa frequency, proptransmission, at Rectangular we excitation.[1][3]  Module IV. Propagation chastrip line, microwaveguide, non  Module V. Microwave and shifter, Direction	Microwave and a veguide- design pagation constant tenuation, waveg vaveguide resord Planar Transmis tracteristics, comparadiating dielectropassive Componemm wave passive nal coupler, Bethe	mm wave W considerations, intrinsic values excitations designator designator designations for construction of the component e-hole coupled	Vaveguide and on, TE and T wave impedation, wall current considerated and Resonator different charalle, Slot line-design synthesis and their S rer, magic tee,	I Resonators M modes, The case, phase arent; Introduction, resonances [L - 6; T - 2] acteristics of the sign considers and analysis [Representation matrix representation, city contents are contents are contents are contents are contents are contents.]	[L - 6; T - 2] E <sub>10</sub> mode and group veon of circulant frequence  2] he above meration, Substit[1][2] nr [L - 8; T - 1] ntation: Attention: Attention: Attention: Iso	alysis, cut-oilocity, power waveguide by, Q-factor entioned linerate integrate -2] muators, Phasolators; desig	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular w excitation.[1][3]  Module IV. Propagation cha strip line, micro waveguide, non  Module V. Microwave and shifter, Direction of planar powe	Microwave and a veguide- design pagation constant tenuation, waveg vaveguide resord Planar Transmis tracteristics, compostrip line, coplar radiating dielectr Passive Componemm wave passive	mm wave W consideration to intrinsic varied excitation ator designs and the component ents and the component e-hole couple ouplers; des	Vaveguide and on, TE and T wave impedation, wall current considerated and Resonator different charalle, Slot line-design synthesis and their S rer, magic tee, ign procedure	I Resonators M modes, The case, phase arent; Introduction, resonances [L - 6; T - 2] Interestict of the sign considers and analysis and analysis are considered to the sign considered	[L - 6; T - 2] E <sub>10</sub> mode an and group ve on of circulant frequence  2] he above meration, Substit[1][2] n [L - 8; T - ntation: Atterproduction in the content of the conte	alysis, cut-of- locity, power ar waveguide by, Q-factor entioned lines rate integrate -2] nuators, Phasolators; design loss method	
		Module III. Rectangular Wafrequency, proptransmission, at Rectangular wexcitation.[1][3]  Module IV. Propagation chastrip line, microwaveguide, non  Module V. Microwave and shifter, Direction of planar powe specification, lo	Microwave and a reguide- design pagation constant tenuation, waveg waveguide resord Planar Transmistracteristics, comparadiating dielectropassive Componer mm wave passive radividers and coupler, Bether dividers and coupler	mm wave W considerations, intrinsic variations design ssion lines as parison for conar waveguides, Does the component e-hole couple ouplers; design, scaling	Vaveguide and on, TE and T wave impedation, wall current considerated and Resonator different charate, Slot line-design synthesis and their S rer, magic tee, ign procedureing and converse on the converse of	I Resonators M modes, The case, phase arent; Introduction, resonances [L - 6; T - 2] Interestiction of the sign considers and analysis and analysis are considered by the sign consider	[L – 6; T – 2 E <sub>10</sub> mode an and group ve on of circulant frequence  2] he above meration, Substitution, Substitution, Substitution: Attention: Attention: Attention: Attention insertion entation. [2][	alysis, cut-of- locity, power ar waveguide by, Q-factor entioned lines rate integrate -2] nuators, Phaso olators; desig loss method 3]	
		Module III. Rectangular Wa frequency, proptransmission, at Rectangular wexcitation.[1][3]  Module IV. Propagation chastrip line, microwaveguide, non  Module V. Microwave and shifter, Direction of planar powe specification, lo Module VI.	Microwave and aveguide- design pagation constant tenuation, waveguaveguide resord aveguide resord aracteristics, compostrip line, coplar radiating dielectral adiating dielectral aveguides and coupler, Bether dividers and cowpass prototype Microwave and aveguides.	mm wave We consideration to intrinsic valued excitation ator designs sion lines as parison for conar waveguide guides, Do ents and the ecomponent e-hole couple ouplers; design, scalimm wave design, scalimm wave design.	Vaveguide and on, TE and T wave impedar on, wall current considerated and Resonator different charate, Slot line-design synthesis and their S rer, magic tee, ign procedureing and convergevices and Approximation of the control of th	I Resonators M modes, TE nce, phase ar ent; Introducti tion, resonar  IS [L - 6; T - 2] acteristics of the esign consider and analysis  Representatio matrix represent hybrid ring, ci e of filter using rision, implement oplication to s	[L – 6; T – 2 E <sub>10</sub> mode an and group ve on of circulant frequence  2] he above meration, Substr[1][2] n [L – 8; T – ntation: Attender at	alysis, cut-of- locity, power ar waveguide by, Q-factor entioned lines rate integrate  -2] nuators, Phase plators; desig loss method 3] mixers [L - 6; T - 2]	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular we excitation.[1][3]  Module IV. Propagation chastrip line, microwaveguide, non  Module V. Microwave and shifter, Direction of planar powe specification, lo Module VI.  TED (Gunn di	Microwave and aveguide- design pagation constant tenuation, waveguaveguide resord Planar Transmisuracteristics, compostrip line, coplar radiating dielectr Passive Componum wave passive and coupler, Bether dividers and cow-pass prototype Microwave and code) & Avalance	mm wave We consideration of the component e-hole couple ouplers; design, scalimm wave deche Transit	Vaveguide and on, TE and T wave impedar on, wall current considerated and Resonator design synthesis eir S-matrix I s and their S recr, magic tee, ign procedure ing and conversevices and Ap	I Resonators M modes, TE nce, phase ar ent; Introducti tion, resonar  Is [L - 6; T - 2] teteristics of the esign consider and analysis  Representation matrix represent hybrid ring, ci teteristics of filter using rision, implement oplication to s  ATT) device,	[L - 6; T - 2] E <sub>10</sub> mode and group ve on of circulant frequence  2] he above meration, Substr [1][2] nr [L - 8; T - 1] ntation: Attenticulators, Isong insertion entation. [2][ witches and	alysis, cut-of- locity, power ar waveguide by, Q-factor entioned lines rate integrate  -2] nuators, Phase plators; desig loss method 3] mixers [L - 6; T - 2]	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular we excitation.[1][3]  Module IV. Propagation chastrip line, microwaveguide, non  Module V. Microwave and shifter, Direction of planar powe specification, lo Module VI.  TED (Gunn diapplications; Mi	Microwave and aveguide- design pagation constant tenuation, waveguide resord aveguide resord aveguide resord areacteristics, compostrip line, coplar radiating dielectromagnetic and coupler, Bether dividers and coupler di	mm wave We consideration of the component e-hole couple ouplers; des design, scalimm wave deche Transit transistor, Metal consideration of the component e-hole couplers; design, scalimm wave deche Transit transistor, Metal consideration of the couple ouplers; design, scalimm wave deche Transit transistor, Metal consideration of the couple outlets of the couple outlets; design, scalimm wave deche Transit transistor, Metal consideration of the couple outlets out	Vaveguide and on, TE and T wave impedar on, wall current considerated and Resonator different charate, Slot line-design synthesis eir S-matrix I s and their S recr, magic tee, ign procedure ing and convergevices and Ap Time (IMPA icrowave field	I Resonators M modes, The conce, phase arent; Introduction, resonances [L - 6; T - 2] Interesting the consider of the consideration of the considera	[L - 6; T - 2] E <sub>10</sub> mode and group ve on of circulant frequence  2] he above meration, Substr [1][2] nr [L - 8; T - 1] ntation: Attenticulators, Isong insertion entation. [2][ witches and	alysis, cut-of- locity, power ar waveguide by, Q-factor entioned lines rate integrate  -2] nuators, Phase plators; desig loss method 3] mixers [L - 6; T - 2]	
		Module III. Rectangular Wa frequency, prop transmission, at Rectangular we excitation.[1][3]  Module IV. Propagation chastrip line, microwaveguide, non  Module V. Microwave and shifter, Direction of planar power specification, lo Module VI.  TED (Gunn diapplications; MicModule VII.	Microwave and aveguide- design pagation constant tenuation, waveguide resord aveguide avegu	mm wave W consideration to intrinsic value excitation actor design ssion lines and parison for one ar waveguing ic guides, Do ents and the ecomponent e-hole couple ouplers; design, scalis mm wave de che Transit transistor, M olifier Design	Vaveguide and on, TE and T wave impedar on, wall current considerated and Resonator design synthesis eight S-matrix I s and their S rear, magic tee, ign procedure ing and convergences and Ap Time (IMPA icrowave field in [L - 6; T - 2]	I Resonators M modes, The conce, phase arent; Introduction, resonances [L - 6; T - 2] Interestiction of the consider of the consideration of the cons	[L - 6; T - 2] E <sub>10</sub> mode and group veon of circulant frequence  2] he above meration, Substit[1][2] n [L - 8; T - 1] ntation: Attention: Attention: Attention in the circulators, Isong insertion entation. [2][ witches and  Schottky ditor. [2]	alysis, cut-of locity, power waveguide by, Q-factor entioned lines rate integrated by a loss method loss mixers [L-6; T-2] lode, PIN &	
		Module III. Rectangular Wa frequency, proptransmission, at Rectangular we excitation.[1][3]  Module IV. Propagation chastrip line, microwaveguide, non  Module V. Microwave and shifter, Direction of planar power specification, lor Module VI.  TED (Gunn diapplications; Microwave VII. Basic considerations of planar power specifications)	Microwave and a reguide- design pagation constant tenuation, waveguaveguide resord Planar Transmis tracteristics, compostrip line, coplar radiating dielectromagnetic passive Componem wave passive radiating dielectromagnetic passive Passive Componem wave passive radiating dielectromagnetic passive pasive passive passive passive passive passive passive passive passi	mm wave W consideration to intrinsic value excitation actor design ssion lines and parison for contain a sample of the component e-hole couple ouplers; design, scaliform wave design, scaliform wave design of microwave	Vaveguide and on, TE and T wave impedar on, wall current on considerate and Resonator different charate, Slot line-design synthesis eir S-matrix I s and their S rear, magic tee, ign procedure ng and converte vices and April Time (IMPA icrowave field in [L - 6; T - 2] e amplifier-tr	I Resonators M modes, The case, phase arent; Introduction, resonances [L - 6; T - 2] Interestiction of the case of	[L - 6; T - 2] E <sub>10</sub> mode an and group ve on of circulant frequence  2] he above metation, Substit[1][2] n [L - 8; T - 1] ntation: Attention: Attention: Attention: Attention in [2][ witches and Schottky description in [2][ ameter, Stability of the stability of	alysis, cut-of locity, power waveguide by, Q-factor entioned lines rate integrated by a loss method loss method loss method loss method loss method loss method loss mixers [L - 6; T - 2] lode, PIN & lity, matching losity, matching loss method loss mixers [L - 6; T - 2] lode, PIN & lity, matching losity, matching losity, matching losity, power loss method loss mixers [L - 6; T - 2] lode, PIN & lity, matching losity, matching losity, matching losity, power loss matching losity, power loss matching losity, power loss matching losity, power loss matching losity, power losity, power loss matching losity, power losit	
		Module III. Rectangular Wafrequency, proptransmission, at Rectangular wexcitation.[1][3]  Module IV. Propagation chastrip line, microwaveguide, non  Module V. Microwave and shifter, Direction of planar powe specification, lo Module VI.  TED (Gunn diapplications; Microwave III) Basic consideration network, noise	Microwave and aveguide- design pagation constant tenuation, waveguide resord aveguide avegu	mm wave W consideration to intrinsic value excitation actor design ssion lines and parison for contain a sample of the component e-hole couple ouplers; design, scaliform wave design, scaliform wave design of microwave	Vaveguide and on, TE and T wave impedar on, wall current on considerate and Resonator different charate, Slot line-design synthesis eir S-matrix I s and their S rear, magic tee, ign procedure ng and converte vices and April Time (IMPA icrowave field in [L - 6; T - 2] e amplifier-tr	I Resonators M modes, The case, phase arent; Introduction, resonances [L - 6; T - 2] Interestiction of the case of	[L - 6; T - 2] E <sub>10</sub> mode an and group ve on of circulant frequence  2] he above metation, Substit[1][2] n [L - 8; T - 1] ntation: Attention: Attention: Attention: Attention in [2][ witches and Schottky description in [2][ ameter, Stability of the stability of	alysis, cut-of locity, power waveguide by, Q-factor entioned lines rate integrated by a loss method loss method loss method loss method loss method loss method loss mixers [L - 6; T - 2] lode, PIN & lity, matching losity, matching loss method loss mixers [L - 6; T - 2] lode, PIN & lity, matching losity, matching losity, matching losity, power loss method loss mixers [L - 6; T - 2] lode, PIN & lity, matching losity, matching losity, matching losity, power loss matching losity, power loss matching losity, power loss matching losity, power loss matching losity, power losity, power loss matching losity, power losit	
		Module III. Rectangular Wafrequency, proptransmission, at Rectangular wexcitation.[1][3]  Module IV. Propagation chastrip line, microwaveguide, non  Module V. Microwave and shifter, Direction of planar powe specification, lo Module VI.  TED (Gunn diapplications; Microwave III) Basic consideration network, noise LNA.[1][4]	Microwave and a reguide- design pagation constant tenuation, waveguaveguide resord Planar Transmis tracteristics, compostrip line, coplar radiating dielectromagnetic passive Componem wave passive radiating dielectromagnetic passive Passive Componem wave passive radiating dielectromagnetic passive pasive passive passive passive passive passive passive passive passi	mm wave W consideration to intrinsic variation design ssion lines and parison for containing the containing to guides, Do ents and the component completes; design, scaling mm wave design, scaling mm wave design for microwave network design.	Vaveguide and on, TE and T wave impedation, wall current on consideration of the consideratio	I Resonators M modes, The case, phase arent; Introduction, resonances [L - 6; T - 2] Interestiction of the sign considers and analysis of the sign considers and analysis of filter using the control of the sign considers of the sign considers and analysis of filter using the control of the sign control of	[L - 6; T - 2] E <sub>10</sub> mode and group veon of circulant frequence  2] he above meration, Substration, Substration: Attention: Attention: Attention: Attention in the content of the content	alysis, cut-of locity, power waveguide by, Q-factor entioned lines rate integrate  - 2] huators, Phasolators; design loss method and mixers [L - 6; T - 2] iode, PIN & allity, matchin	

	measurement of VSWR - low, medium and high, measurement of power: low, medium and high,
	frequency measurement.[1][4]
	Total Contact Hours: (L=42, T=14)= 56
Text Books,	Text Books:
and/or	1. David. M. Pozar, "Microwave Engineering", 2/e, 1998 (John Wiley & Sons).
Reference Material	2. R Ludwig and P Bretchko, "RF Circuit Design: Theory and Application", Pearson Education, New Delhi
	3. Samuel Y Liao, "Microwave Devices and Circuits", 3/e, PHI.
	4. Sorin Voinigescu, "High Frequency Integrated Circuits", Cambridge University Press, UK, 2013
	5. G H Bryant, "Principles of microwave Measurement", London: P. Peregrinus Ltd. on behalf of the Institution of Electrical Engineers, c1988
	Reference Books: 1. P A Rizzi, "Microwave Engineering: Passive Circuits", 2000, PHI
	2. R E Collin, "Foundations of Microwave Engineering", John Wiley and Sons India Pvt. Ltd.

	EC9036: Microwave Circuits & Techniques (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]								
CO	Statement	Program Outcomes							
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3		
CO 1	Students will be able to learn the intricacies of design constraints at high frequency.	2	1	2	2	3	1		
CO 2	The basic training for understanding circuit design at microwave frequencies for our Country's defense and space applications would be enriched.	2	3	1	1	3	1		
CO 3	The students can design planar circuits and can provide reasoning for the obtained results.	3	2	1	1	3	1		
	Average	2.3	2.0	1.3	1.3	3.0	1.0		

			~						
	Depa	rtment of Electronic &	Commur						
Course	Title of the	Program Core	T .		ontact hours	m · 1	G 11:		
Code	course	(PCR) / Electives	Lectur	Tutorial	Practical	Total	Credit		
	0-4'1	(PEL)	e (L)	(T)	(P)	Hours			
EC9037	Optical Communication	PEL	3	1	0	4	4		
Pre-requisi		Course Assessment	methods:	(Continuou	s Assessmen	t (CA). M	l id-semester		
	Devices and Circuits,	assessment (MA) and				(011), 111			
	netic theory and	Assignments, Quiz/class test, Mid-semester Examination and End Semester							
3.Analog Com	Lines (ECC 403), munication	Examination	,						
(ECC401), 4. I	Digital								
Communicatio		ts will be able to learn	the intrine	ains of design	. constraints a	t omtical fusc			
Course Outcomes		asic training for understa		_		-			
3 400011108	technology.	asic training for understa	anding circ	uits and syst	em ievei impie		ii iigiitwave		
		• <b>CO3:</b> The students can design components and choose appropriate sources and receivers for a							
		optical network.							
	-	standing the usage of O	TDR in m	onitoring an	optical comm	unication sys	stem.		
Topics	Module I.	Introduction to optica	ıl commur	nication: [L	-2; T-0]				
Covered	7	general communication, and Shannon noisy coo	_	-	communicati	on; Shanno	n noiseless		
	Module II.	Optical Fiber: $[L-8;$	T – 2]						
		of Fibers, Fiber materials tation for step index and lex fibers.				-			
	Module III.	Propagation Characteristics in Optical Fibers: $[L-8; T-2]$							
	-	cion in fiber, dispersion, connectors, couplers, o			-		on transfer,		
	Module IV.	Design aspects of opti	cal comm	unication:[L	-8; T-1]				
	-	stems, modulation scheration, emitter and detects; OTDR	_	_		-	-		
	Module V.	Optical transmitter: [	L – 4; T –	1]					
	Basic concepts	s, characteristics of semi	conductor	injection LA	SER, LED, tr	ansmitter de	sign		
	Module VI.	Optical Receiver: [L -	-6; T-2]						
	receiver design detection; Cohe	, p-n and p-i-n photo on the property of the p	er sensitiv Basic conce	rity, optical a	amplifier and principles, p	its applications	ons; Direct siderations,		
	Module VII.	Wavelength division	multiplexi	ng (WDM):	[L-5; T-1]				
	Multiplexing to	echniques, topologies a	nd archited	ctures, wavel	ength shifting	, WDM den	nultiplexer,		

	optical add/drop multiplexers.
	Module VIII. Dense wavelength division multiplexing (DWDM): $[L-5; T-1]$
	System considerations, multiplexers and demultiplexers; Fiber amplifier for DWDM, SONET/SDH transmission, modulation formats, NRZ and RZ signaling, DPSK system modeling. Potential applications and future prospects of optical fibers, multimode intensity sensors and single mode, Interferometric sensors. Recent trends in optical communication.
	Total Contact Hours: (L=42, T=14)= 56
Text Books, and/or Reference Material	<ol> <li>Text Books:         <ol> <li>J. M. Senior, "Optical Fiber Communications", PHI, 2nd Ed., 2005.</li> <li>G. Keiser, "Optical Fiber Communication", McGraw Hill, 3rd Ed., 2008.</li> <li>Ghatak &amp; Thyagarajan, "Introduction to fiber Optics", Cambridge University press, 2000.</li> <li>Henry Zanger and Cynthia Zanger, "Fiber Optics Communication and Other Application", Macmillan Publishing Company, Singapore 1991.</li> </ol> </li> </ol>
	Reference Books:  1. J. H. Franz & V.K.Jain, "Optical Communications", Narosa Publishing House.  2. Ghatak & Thyagarajan, "Contemporary Optics", Series Title: Optical Physics and
	<ul> <li>Engineering, Springer, 2000.</li> <li>3. Amnon Yariv and Pochi Yeh, "Photonics: Optical electronics for Modern Communication", 6th Ed., New York, Oxford University Press, 2003.</li> </ul>

EC9037: Optical Communication [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]								
	Statement			Progran	n Outcom	es		
CO		PO1	PO2	PO3	PSO1	PSO2	PSO3	
CO1	Students will be able to learn the intricacies of design constraints at optical frequency.	1	1	2	2	3	1	
CO2	The basic training for understanding circuits and system level implementation in lightwave technology.	3	2	3	2	1	2	
CO3	The students can design components and choose appropriate sources and receivers for an optical network.	2	1	3	1	2	1	
CO4	Understanding the usage of OTDR in monitoring an optical communication system.	2	2	3	2	2	2	
	Average	2	1.5	2.75	1.75	2	2	

	Departme	ent of Electronics &	Communic	ation Engin	eering		
Course		Program Core		Total conta	ct hours : 56		
Course	Title of the course	(PCR) /	Lecture	Tutorial	Practical	Total	Credit
2345		Electives (PEL)	(L)	(T)	(P)	Hours	
EC9038	Antenna Analysis & Synthesis	PEL	3	1	0	4	4
Pre-requis					ethods: (Conti		essment
	gnetic Theory and Trans Analog Communication				ssessment (MA	A) and end	
	mmunication (ECC501;		assessmer Assignme		ass test, Mid-s	emester	
	agation (ECC601) (Opt		_		Semester Exa		
	ation(ECE810) (optional	l)					
Course		l completion of the co					
Outcomes		ty to characterize re	sonance and	d radiation p	property of ar	antenna	based on
	application	verious design neron	natara that af	Facts on anto	unna and antan	no orrott no	attarns
		various design paran rstand different type:					
		ture antennas, traveli			ic radiation in	iccnamsm	iike wiie
	_	stand different types	-		esign mechani	sm like log	g periodic
		spiral antenna and ele					
		n suitable antenna fee					
		alyze and synthesiz	e different	types of	antennas for	different	wireless
Torios	communicati  Module I. Br			ntola II 2	. T. 11		
Topics Covered		rief review on antendentals; Vector poten				tial wave	equation:
Covered		ns and definitions.	and so	iditon of the	vector poten	atiai wave	equation,
		ndiation theory and ennas, Chu's limit; Lo					2]
	Dipole, loop and	mias, Chu s mint, Lo	og-periodic a	iliteillia, Log	spirai princip	ie.	
	Module III. Ar	ntenna Array design	and charac	terization [	L-6; T-2]		
	Linear, planar an	d circular array - the	orems and pa	attern synthe	sis.		
		tegral Equations[L - , self and mutual imp					
		_					
		anning antennas [Lg antennas, travelling		roadband an	tenna; Concep	ot of smart	antennas.
	Module VI. Microstrip antennas [L – 6; T - 2] Operating principle, modes, field patterns, impedance, feeding techniques and polarization. Arrays and feed networks.					arization;	
	Module VII. Aperture antennas [L – 6; T - 2] Huygen's principle, Babinet's principle; Fourier transform theory and its applications; The Geometrical theory of diffraction and uniform theory of diffraction techniques and the applications.						
	Antenna ranges,	ntenna measuremen Impedance Measurer Radiation Efficiency	nents, Radia	tion Patterns			

**Total Contact Hours: (L=42, T=14)= 56** 

Text Books, and/or Reference Material	<ol> <li>Text Books:         <ol> <li>C. A. Balanis, Antenna Theory: Analysis and Design, 3<sup>rd</sup> ed., John Wiley &amp; Sons, Hoboken, New Jersey, 2005</li> <li>John D.Kraus, Ronald J.Marhefka "Antennas: for all Applications" 4<sup>th</sup> ed., Tata McGraw-Hill Inc., New Delhi, 2006.</li> </ol> </li> </ol>
	Reference Books:
	1. E C Jordan and K G Balmain, Electromagnetic Waves & Radiating Systems, 2 <sup>nd</sup> ed.,  Pearson, New Delhi, 2015  2. B. G. Jaharan and H. Jarih, "Automore Francisco principle in the play 2 <sup>nd</sup> and MacGreen Hill Inc.  2. B. G. Jaharan and H. Jarih, "Automore Francisco principle in the play 2 <sup>nd</sup> and MacGreen Hill Inc.  3. B. G. Jaharan and H. Jarih, "Automore Francisco principle in the play 2 <sup>nd</sup> and MacGreen Hill Inc.
	2. R. C. Johnson and H. Jasik, "Antenna Engineering handbook", 3 <sup>rd</sup> ed., Mc-Graw Hill Inc., New York, 1993.
	<ol> <li>I. J. Bhal and P. Bhartia, "Micro-strip antennas", Artech house, Dedgham, MA, 1980.</li> <li>Online Reference Material(s): 1. <a href="https://nptel.ac.in/courses/117107035/">https://nptel.ac.in/courses/117107035/</a></li> </ol>

	EC9038: Antenna Analysis & Synthesis [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
СО	Statement	Program Outcomes								
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Ability to characterize resonance and radiation property of an antenna based on application.	2	1	2	2	3	1			
CO2	Learn various design parameters that affects an antenna and antenna array patterns.	3	2	3	2	1	2			
CO3	Understand different types of antenna based on the radiation mechanism like wire antenna, aperture antennas, traveling wave antenna.	2	1	3	1	2	1			
CO4	Understand different types of antenna based on the design mechanism like log periodic antenna, log spiral antenna and electrically long antenna as well as electrically small antenna.	3	2	3	2	2	2			
CO5	Design suitable antenna feeding mechanism as well as matching mechanism.	2	2	3	2	3	2			
CO6	Analyze and synthesize different types of antennas for different wireless	3	2	3	1	2	2			
	Average	2.5	1.67	2.83	1.67	2.17	1.67			

			partment of Electroi	nics & Comr	nunication Er	gineering		
Course	Title of t	the course	Program Core		Total con	tact hours: 57		Credit
Code			(PCR) / Electives	Lecture	Tutorial	Practical	Total	$\exists$
			(PEL)	(L)	(T)	(P)	Hours	
EC9039	Satellite		PEL	3	1	0	4	4
	Communi	ication						
Pre-requ	isites:			Course As	sessment meth	ods: (Continuo	us Assessmen	t (CA), Mic
_		ic Theory a	nd Transmission			A) and end asse		
	ines (ECC40				,	test, Mid-seme		
	nalog Comn			_	ster Examinati			
3. D	igital Comm	unication (E	ECC501)					
Course O  Topics Co		• CO2 • CO3 comi	: To compute the sated on Kepler's six elent: Understand the cond: Can do computation munication. : Assimilate the conci: Develop ability to continuous description.	nents. cept of satellins of link desirept of multip	te launching a gn and classify	nd positioning of different losses chnique in sate	of satellites in es in propagati	orbits. on for space
		Module Orbits- manoeu	aft problems, comparing the comparing at the contract of the	anagement orbital mech	anics, geostati perturbations.	onary orbit, ch Launch Vehic	ange in longi	tude, orbita
		RF link- link, noi	FIII. $[L-9; T-3]$ noise, the basic RF lies temperature, Anterion model. Tropospheron	nna temperatu	re, overall syst			
Module IV. [L – 8; T - 2 Satellite subsystems and sa power system, spacecraft station.				-			•	
Multiple			e V. [L – 8; T - 3] e access- FDMA, TD nnecting codes.	MA, CDMA	techniques, co	omparison of m	nultiple access	technique
		Applica Electror	eVI. [L-6; T-2] tion of satellite in magnetic Radiation pactive, Passive, grou	orinciples, A	tmospheric wi	indow, Indian		

**Total Contact Hours:** (L=42, T=14)= 57

Text Books, and/or	Text Books
Reference Material	1. Dennis Roddy, Satellite Communication, 4/e, McGraw Hill, 2001.
	2. Louis J. Ippolito, Jr. "Satellite Communications Systems Engineering: Atmospheric Effects,
	Satellite Link Design and System Performance", Second Edition, 2014.
	Reference Books
	1. Recommendation ITU-R P.618-11, P Series Radio Wave Propagation.
	2. Pratt and Bostian, Satellite Communication, 2/e, John Wiley and Sons, 2000.
	3. Floyd F. Sabins, Remote Sensing: Principles and Interpretation, 3rd edition (August
	1996), W H Freeman & Co, 1996.
	4. Tri T Ha, Digital Satellite Communication, McGraw Hill, 2001.

	EC9039: Satellite Communication (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]						
CO	Statement			Program	n Outcom	es	
		PO1	PO2	PO3	PSO1	PSO2	PSO3
CO1	To compute the satellite orbit parameters, design orbits and can be able to classify them	1	1	2	2	3	1
	based on Kepler's six elements.	1	1	2	2	3	1
CO2	Understand the concept of satellite launching and positioning of satellites in orbits	3	2	3	2	1	2
CO3	Can do computations of link design and classify different losses in propagation for space communication.	2	1	3	1	2	1
CO4	Assimilate the concept of multiple accessing techniques in satellite communication.	2	2	3	2	2	2
CO5	Develop ability to classify different types of application of satellite communication.	1	3	2	2	1	3
	Average	1.8	1.8	2.6	1.8	1.8	1.8

	Departmei	nt of Electronics and	Communica	tion Engine	ering		
<b>C</b>		Program Core		Total conta	ct hours: 56		
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit
EC9040	Artificial Intelligence and Soft Computing	PEL	3	1	0	4	4
Pre-requisites: Introduction to Computing (CSC01)  Course Outcomes  CO1: Basics of optimization and soft computing algorithms  CO3: Learn artificial neural network and its training  CO4: Study of radial basis function neural and its training  CO5: Study of machine learning algorithms and clustering  Module I. Introduction to Optimization and soft computing algorithms [L – 8; Introduction to optimization, Constrained and unconstrained optimization, In Optimization based on soft computing, Genetic algorithms, Quantum particle swarm Whale optimization, Crow search algorithm.				nd End Ser 2 – <b>8; T - 3</b> n, Introdu	nester		
	Flower pollination flame optimization  Module III. Revi Backtracking searc  Module IV. Basic Introduction to artif Multilayer feed for Training of neural Module V. Radi	Module II. Review of different soft computing algorithms part-I [L - 7; T - 2] Flower pollination algorithm, Teaching learning based optimization, Sine cosine algorithm, Moth flame optimization.  Module III. Review of different soft computing algorithms part-II [L - 5; T - 2] Backtracking search optimization Algorithm, Particle swarm optimization, Firefly algorithm  Module IV. Basics of artificial neural network and its training [L - 7; T - 2] Introduction to artificial neural network, Supervised Learning Neural Networks, Perceptrons, Adaline, Multilayer feed forward neural network, Training of neural network using back propagation algorithm, Training of neural network using soft computing technique  Module V. Radial basis function neural networks and K-means clustering[L - 5; T - 2] Radial Basis Function Neural Networks (RBF), Training of RBF using pseudo inverse technique, Data					, Adaline, algorithm,
	Module VI. Stud Extreme learning n (RVFL), Training a	Module VI. Study of machine learning algorithms[L – 10; T - 3]  Extreme learning machine (ELM), Kernel based ELM, Random vector functional link neural network (RVFL), Training and testing of ELM and RVFL,CNN.  Total Contact Hours: (L=42, T=14)= 56					
Text Books; and/or Reference Material  1. S N Sivanandam, S. N. Deepa, "Principles of Soft Computing," Wiley,3rd edition,20 2. Samir Roy & Udit Chakraborty, "Introduction to Soft Computing," Pearson,1st edition 3. Satish Kumar, "Neural Networks: A Classroom Approach", McGraw-Hill (India), 20 4. Shai Shalev-Shwartz and Shai Ben-David, "Understanding Machine Learning: From to Algorithms," Cambridge University Press,2014  Reference Books: 1. S. Rajasekaran and G.A.V. Pai, "Neural Networks, Fuzzy Logic and Genetic Algor PHI,2003 2. Jang, Sun, Mizutani, "Neuro-Fuzzy and Soft computing", Pearson, 2015 3. Simon Haykin, "Neural networks and learning machines", Pearson, 3rd edition, 2009					tion,2013 2013 m Theory orithms",		

#### EC9040: Artificial Intelligence and Soft Computing (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)] **Program Outcomes** CO Statement PO1 PO<sub>2</sub> PO<sub>3</sub> PSO<sub>1</sub> PSO 2 PSO 3 Basics of optimization and soft computing 2 CO 1 2 3 1 1 3 algorithms. CO 2 Learn different soft computing algorithms. 3 2 2 1 1 3 Learn artificial neural network and its 2 2 CO 3 2 1 3 1 training. Study of radial basis function neural and its CO 4 3 2 3 1 3 1 training. Study of machine learning algorithms and 2 2 2 CO 5 1 1 3 clustering. Average 2.4 2.0 2.4 1.0 1.0 3.0

	Department of Electronics and Communication Engineering							
Course		Program Core		Total conta	ct hours: 57			
Code	Title of the course	(PCR) / Electives	Lecture	Tutorial	Practical	Total	Credit	
Code		(PEL)	(L)	(T)	(P)	Hours		
EC9041	RF IC Design	PEL (Open Elective)	3	1	0	4	4	
Pre-requisi	ites/Co-requisites:	Course Assessment methods: (Continuous Assessment (CA:15%), Mid-Term						
Analog IC	Design (ECE722),	Assessment (MA:25%) and End-Term Assessment (EA:60%))						
Analog Communication		Continuous Assessment (CA): Quizzes/Class tests/Assignments/Attendance						
(ECC401)Electromagnetic theory								
and Transm	ission Lines (ECC 403)							

#### Course Outcomes

After going through the course, student will be able to

- CO1: Analyze various architectures of today's digital radio transmitters and receivers.
- **CO2:** Analyze and design basic RF building-blocks in CMOS technology.
- CO3: Define basic RF measurements parameters such as S-parameters, sensitivity, noise figure,
   IIP3
- CO4: Assimilate the design techniques VCO, LNA as well as other front-end circuits

#### Topics Covered/ Syllabus

#### Module-I: Introduction to RF IC Design Concepts [L-6; T-2]

Basic Concepts in RF Design, passive on chip components and layouts, transceiver architectures, circuit analysis techniques at radio frequencies.

#### Module-II: Semiconductor radio frequency components [L - 8; T - 3]

RF diodes, MOS transistor, determination of model parameters, parasitics of MOS transistors and high frequency behaviour of basic amplifier. RF Transistor Materials – The Transistor Equivalent Circuit – Y Parameters – S Parameters – Understanding RF Transistor Data Sheets; BSIM3 parameters of NMOS and PMOS transistors, matching and biasing networks for transistors

#### Module-III: Noise and non-linearity. [L-3; T-1]

Noise Figure and representation of non-linearity, intermodulation products and intercept points

#### Module-IV: Filter Design [L-4; T-1]

Resonator and filter configurations, realization of filter for specific transfer function, implementation of filters a coupled line filter.

#### Module V:RF Transistor Amplifier[L - 8; T - 3]

Stability consideration, constant, gain and noise figure circles. Low Noise Amplifiers: SNR, LNA topologies, power constrained CMOS LNA design, low-current CMOS inverter LNAs, low-voltage LNA topologies, differential LNA design methodology, process variation in tuned LNAs, impact of temperature variation in tuned LNAs, low-noise bias networks for LNAs, MOSFET layout of LNA.

#### Module-VI: RF Mixers [L-5; T-1]

Basic design concepts, single end diode mixer single balanced and double balanced diode mixer design. Transistor mixers, conversion loss.

#### Module-VII: RF Oscillators [L-6; T-2]

Basic Principles, Phase Noise, negative resistance oscillators, transistor oscillators, VCO design methodology, frequency scaling of CMOS VCO, VCO layout Phase lock loops, frequency synthesizers

	Module-VIII:RF power amplifiers [L – 3; T – 1] Class A, AB, B, C, D, E and F amplifiers, modulation of power amplifiers, linearity considerations  Total Contact Hours: (L=43, T=14)= 57
	Text Books:
	1. Behzad Razavi, "RF Microelectronics", Prentice Hall of India, 2001
	2. Sorin Voinigescu, "High Frequency Integrated Circuits", Cambridge University
	Press,UK, 2013
Text Books,	Reference Books:
and/or	3. Thomas H. Lee, "The Design of CMOS Radio Frequency Integrated Circuits",
Reference	Cambridge University Press.
Materials	4. R Ludwig and P Bretchko, "RF Circuit Design: Theory and Application", Pearson
	Education, New Delhi
	5. Bosco Leung, "VLSI for Wireless Communication", Springer (2011).
	6. Ivan Chee-Hong Lai, Minoru Fujishima, "Design and Modeling of Millimeter-wave
	CMOS Circuits for Wireless Transceivers", Springer Netherlands, 2008

	EC9041: RF IC Design (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]							
	Program Outcomes							
СО	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3	
CO 1	Analyze various architectures of today's digital radio transmitters and receivers	2	1	2	2	1	1	
CO 2	Analyze and design basic RF building- blocks in CMOS technology	3	1	3	3	3	1	
CO 3	Define basic RF measurements parameters such as S-parameters, sensitivity, noise figure, IIP3	3	2	3	2	2	1	
CO 4	Define basic RF measurements parameters such as S-parameters, sensitivity, noise figure, IIP3	3	2	3	2	2	1	
CO 5	CO#4:Assimilat the design techniques						2	
	Average	2.50	1.33	2.50	2.67	2.50	1.33	

	Department of Electronics and Communication Engineering						
Course		Program Core			ct hours: 56		~
Code	Title of the course	(PCR) / Electives (PEL)	Lecture	Tutorial	Practical	Total	Credit
		` ′	(L)	(T)	(P)	Hours	
EC9042	SoC Design	PCR (Program Core)	3	1	0	4	4
Pre-requisites/Co-requisites: Course Assessment methods: (Continuous Assessment (CA:15%), Mid Assessment (MA:25%) and End-Term Assessment (EA:60%))			d-Term				
language (Verilog or VHDL) from VLSI Design (ECC602)  Continuous Assessment (CA): Quizz			Quizzes/Class	tests/Assignn	nents/Atten	idance	
Course On successful completion of this course, students should have the skills and knowledge to:							
Outcomes	• CO1:						
	Knowledg	ge and understanding of	f:				

- o Arm processor architectures and Arm-based SoCs
- o Capture the design of Arm-based SoCs in a standard hardware description language
- Low-level software design for Arm-based SoCs and high-level application development

#### **CO2**:

Intellectual

- Ability to use and choose between different techniques for digital system design
- Ability to evaluate implementation results (e.g. speed, area, power) and correlate them with the corresponding high level design and capture;

#### **CO3**:

Practical

Ability to use a commercial tools to develop Arm-based SoCs

#### **Topics** Covered/ **Syllabus**

After going

through the

course, student will

be able to

#### Design and Technology Trends [L-1, T-0]

Introduction to design trends in deep-submicron (DSM) era, including scaling trend, clock cycle and power issues.

#### Module II. Role of Interconnect in Contemporary SoC Design [L-2, T-0]

Characteristics of wire delay in DSM, crosstalk minimization, delay in long wire and performance limitations, interconnect coupling capacitance and its effect on wire delay, crosstalk avoidance coding schemes (CAC), fault modeling in presence of crosstalk, interconnect inductance.

#### Module III. System-on-Chip and Platform based Design [L-2, T-0]

Emerging SoC trends: IP based design and reusability, multiprocessor SoC platform design, design for testability (DFT), Test Access Mechanism (TAM), concepts of core based test and IEEE P1500 standard for SoC test.

#### Module IV. Importance of Power and Low Power SoC Design Methodology [L-2, T-0]

Different low power design methodologies, physics of power dissipation in CMOS, design and test of low-voltage CMOS circuits, multi-threshold CMOS (MTCMOS), variable threshold CMOS and other related methodologies, coding for low power, power dissipation through architecture level optimization.

#### Module V. ARM based SoC: [L-2, T-0]

Introduction to Programmable SoCs; Why the SoC Design Concept Developed, Moore's Law, Why Scaling?, The Design Productivity Gap, Bridging the Design Productivity Gap, What Is an SoC?, What Is Inside an SoC?, Example Arm-based SoC, Advantages of SoCs, Limitations of SoCs, SoC

v Microcontroller v Processor, SoC Design Flow, SoC Example: NVIDIA Tegra 2, SoC Example: Apple SoC Families.

#### Module VI. The Arm Cortex-M0 Processor Architecture: Part 1[L-3, T-1]

Building a System on a Chip, Arm Holdings, What Is Arm Architecture?, Example Design of an Arm-based SoC, Arm Processor Families, Arm Cortex-M Series Family, Cortex-M0 Processor, Arm Processor v Arm Architectures, Cortex-M0 Overview, Cortex-M0 Block Diagram, Cortex-M0 Three-stage Pipeline, Cortex-M0 Block Diagram, Cortex-M0 Registers, Cortex-M0 LR, Cortex-M0 PSRs, Cortex-M0 Memory Map, Cortex-M0 Executable Memory Space, Cortex-M0 Device Memory Space, Cortex-M0 Private Peripheral Bus, Cortex-M0 Reserved Memory Space, Cortex-M0 Memory Map Example, Cortex-M0 Endianness

#### Module VII. The ARM Cortex-M0 Processor Architecture part-2 [L - 3, T -1]

Building a System on a Chip, Thumb Instruction Set, Thumb-2 Instruction Set, Cortex-M0 Instruction Set, Cortex-M0: Generic Format of Instructions, Cortex-M0 Instruction Set, Register Access: The Move Instruction, Memory Access: The LOAD Instruction, Memory Access: LOAD, Memory Access: The STORE Instruction, Memory Access: STORE, Multiple Data Access, Stack Access: PUSH and POP, Arithmetic ADD, Arithmetic SUB, MUL, Arithmetic CMP, Logic Operation, Arithmetic Shift Operation, Logical Shift Operation, Rotate Operation, Reverse Ordering Operation, Extend Operation, Program Flow Control, Suffixes for Conditional Branch (B <cond>), Conditional Branch Example, Memory Barrier Instructions, Exception-Related Instructions, Other Instructions, Sleep Mode Related Instructions, Low-Power Requirements, Cortex-M0 Low Power Features, Cortex-M0 Sleep Mode, Sleep-on-Exit Feature, How to Enable Sleep Features, Processor Wakeup Conditions, Wakeup Interrupt Controller, Enter and Exit Deep Sleep Mode, Developing Low-Power Applications

#### Module VIII. The AMBA3 AHB Lite Bus Architecture [L-3, T-1]

Building a System on a Chip, What Is a Bus?, Bus Terminology, Bus Operation in General, A Typical Bus Operation Example, Communication Architecture Standards, Arm AMBA System Bus, Arm AMBA Bus Families, AMBA 3 AHB-Lite Bus, AHB-Lite Bus Block Diagram, AHB-Lite Master Interface, AHB-Lite Slave Interface, Address Decoder, Slave Multiplexor, Hardware Implementation, AHB-Lite Operation Principles, AHB-Lite Bus Timing, Basic Read Transfer, Basic Write Transfer, Read Transfer with Wait State.

#### Module IX. ARM AHB Bus Peripherals: [L-2, T-1]

Design and Implementation of an AHB VGA Peripheral: Building a System on a Chip, VGA Overview, How VGA Signals Work, VGA Timing, AHB VGA Peripheral, Additional Design Requirement, AHB VGA Peripheral Hardware Architecture, VGA Interface, VGA Image Buffer, Text Console, AHB Interface, Memory Space.

#### Module X. Design and Implementation of an AHB UART peripheral [L-2, T-1]

Building a System on a Chip (SoC), Serial Communication, Types of Serial Communication, Parallel Communication, Serial v Parallel Communication, UART Overview, UART Protocol, Character-Encoding Scheme, ASCII Encoded Characters, AHB UART Peripheral, Baud Rate Generator, UART Transmitter, UART Receiver, First In First Out (FIFO), Why Do We Need an FIFO in UART?, First In First Out (FIFO), FIFO Implementation, Memory Space

# Module XI. Design and Implementation of an AHB timer, a GPIO peripheral, and a 7-segment display peripheral [L-2, T-1]

Building a System on a Chip (SoC), Timer Overview, Standard Architecture of Hardware Timers, Timer Operation Modes, Timer Operation Mode, Timer Operation Modes, Hardware Module Overview, AHB Timer, Timer Registers, Hardware Module Overview, GPIO Overview, AHB GPIO, GPIO Registers, Hardware Module Overview, 7-Segment Display Overview, AHB 7-Segment Display, 7-Segment Display Registers, Memory Space.

Module XII. Design and Implementation of Interrupt Mechanism [L-2, T-1]

Building a System on a Chip (SoC), Polling v Interrupts, Exception and Interruption, Interrupt Preemption, Cortex-M0 Block Diagram, Armv6-M Exception Model, Cortex-M0 Interrupt Controller, NVIC Registers, NVIC Registers, Building a System on a Chip (SoC), The Interrupt Mechanism Process, Interrupt Implementation for Timer, Interrupt Implementation for UART, Connect Interrupts to Processor, Enable Interrupts in Software, Entering an Exception Handler, Exiting an Exception Handler.

#### Module XIII. Software Programming of ARM SoC: [L-2, T-1]

Programming an SoC Using C Language; Building a System on a Chip (SoC), C and Assembly Language Review, Typical Program-Generation Flow, Program-Generation Flow with Arm Tools, Program Image, Program Image in Global Memory, Program Data Types, Data Qualifiers in C Language, How Is Data Stored in RAM, Example of Data Storage, Define Interrupt Vector in C, Define Stack and Heap, Accessing Peripherals in C, Calling a C Function from Assembly, Calling an Assembly Function from C, Embedded Assembly

#### Module XIV. ARM CMSIS and Software Drivers [L - 2, T -1]

Building a System on a Chip (SoC), What Is CMSIS?, What Is Standardized in CMSIS?, CMSIS Components, Access NVIC Using CMSIS, Access Special Registers Using CMSIS, Execute Special Instructions Using CMSIS, Access System Using CMSIS, Benefits of CMSIS, Device Driver, AHB Peripheral Drivers, Using Pointer to Access Peripherals, Define Data Structure for Peripherals, Functions Reuse Between Multiple Units, Define AHB Peripherals, Examples of Simple Functions

## Module XV. Application Programming Interface (API) and Final Application: The SNAKE Game [L-3, T-1]

Building a System on a Chip (SoC), API Overview, Develop a Simple API, Hardware-Dependent Functions, Call-Back Functions, Retargeting, Retargeting Examples, Example of API Functions, Game Application: Snake, More Game Applications, Cortex-M0 Low-Power Features Review, Cortex-M0 Sleep Mode, System Control Register, Sleep-on-Exit, Polling v Interrupts, Developing Low-Power Applications.

#### Module XVI. ARM DS-5 Development Studio [L-3, T-1]

Arm DS-5 Development Studio Overview, ARM DS-5 Code, ARM DS-5 Build, ARM DS-5 Debug, Debug Hardware, Virtual Debug Interface – VSTREAM, ARM DS-5 Analyzer – Streamline, ARM DS-5 Analyzer – Energy Probe, ARM DS-5 Simulation, ARM DS-5 Device Configuration Database

#### Module XVII. ARM v7-A/R ISA [L – 2, T -1]

Why do u need to know Assembler?, ARM assembler file syntax, Single/ Double register data transfer, Addressing Memory, Pre- and Post-Indexed Addressing, Multiple Register Data Transfer, Data Processing Instructions, Shift/Rotate Operations, Instructions for loading constants, Multiply/Divide, Bit Manipulation Instructions, Byte Reversal, Flow control, Branch instructions, Interworking, Compare and Branch if zero, Conditional Instructions, If Then, Coprocessor instructions, PSR access, DSP instructions overview, Saturated Maths and CLZ, Saturation, SIMD

#### Module XVIII. ARM Cortex-A9 Processor [L – 2, T -1]

Cortex- A9, Cortex-A9 MP Core, Cortex-A9 MPE Configuration, Cortex-A9 Media Processing Engine, Register Renaming, Virtual Flags Registers, Small Loop Mode, Program Flow Prediction, Performance Monitoring Unit (PMU), Cortex A9 supports ARMv7-A Architecture, caches, Data Cache, Memory Management Unit, ARM v7 Architecture Effects.

#### Module XIX. AMBA AXI4 Bus Architecture [L - 2, T -1]

What is a Bus, Bus Types, Bus Terminology, Bus Operation, Communication Architecture Standards, ARM AMBA System Bus, AMBA 3 AXI Interface, AMBA 4 Specifications, AXI Components and Topology, Transcation Channels, Basic Signals, Clock and Reset, Channel Timing Example, Relationship between the Channels.

**Total Contact Hours:** (L=42, T=14)= 56

	Text Books:
	1. Steve B. Furber, ARM System-on-Chip Architecture.
	2. William Hohl, ARM Assembly Language: Fundamentals and Techniques.
	3. Joseph Yiu, The Definitive Guide to the ARM Cortex-M0.
Text Books,	
and/or	
Reference	Reference Books/Materials:
Materials	1. <u>Cortex-A Series Programmer's Guide</u> for ARMv7-A by Arm
	2. <a href="http://infocenter.arm.com/help/topic/com.arm.doc.den0013d/index.html">http://infocenter.arm.com/help/topic/com.arm.doc.den0013d/index.html</a>
	3. <u>Louise H Crockett</u> , <u>Ross A Elliot</u> , <u>Martin A Enderwitz</u> , The Zynq Book Tutorials for Zybo
	and ZedBoard

	EC9042: SoC Desi [Mapping between Course Outcomes (Course Outcomes (Course Outcomes)]			ı Outcon	nes (POs)]		
	- 1		- 0		m Outcom		
CO	Statement	PO1	PO2	PO3	PSO 1	PSO 2	PSO 3
CO 1	Knowledge and understanding of: Arm processor architectures and Arm-based SoCs Capture the design of Arm-based SoCs in a standard hardware description language, Low-level software design for Arm-based SoCs and high-level application development	2	3	2	3	2	3
CO 2	Intellectual: Ability to use and choose between different techniques for digital system design and capture; Ability to evaluate implementation results (e.g. speed, area, power) and correlate them with the corresponding high level design and capture;	3	3	3	3	2	3
CO 3	Practical: Ability to use a commercial tool to develop Armbased SoCs	3	3	3	3	3	3
	Average	2.66	3	2.66	2.5	2.33	3

Γ							
	Departmen	nt of Electronics and				D 40)	
Course	Title of the course	Program Core (PCR) / Electives	Lecture	contact hour Tutorial	rs: 70 (L-42 + Practical	P-28) Total	Credit
Code	Title of the course	(PEL)	(L)	(T)	(P)	Hours	Cicuit
EC9043	FPGA based Design	PEL	3	0	2	5	4
	ites/Co-requisites: cuits and Systems	Course Assessment Assessment (MA:25					id-Term
(ECC402)	outs and Systems	Continuous Assessr					dance
Course	• CO1: Learn logic	synthesis techniques	– two level a	nd multileve	l synthesis.		
Outcomes	• CO2: Be able to	design systems using F	FPGAs and C	CPLDs.			
	• CO3: Learn sequ	ential machine design	using FPGA	s.			
	• CO4: Learn to de	sign systems for low p	ower operat	ion.			
Topics Covered	Total Lecture hou	rs: Lecture – 42; Pra	ctical/Sessio	onal – 28: To	tal Contact H	Iours – 70	
Covered		) mentals: Two level sy sis, introduction to mu			s, Logic minin	nization, L	mitations
	Logic (PAL), PA	0) ic Devices: Programm L vs. PROM, Fan-i pical PAL chips; Com	in expansion	n feature, A	rchitecture fo	r sequenti	
	Arrays; Look up to level synthesis tech Generalized FPGA	0) e Arrays: Gate Array cables (LUT) Configurations – Factoring and Architecture; Introduction to HDL, synthe	able logic black Functional of tion to CAD	ocks (CLB), decompositio Tools for FP	logic design upon, Shannon's l GA based design	ising LUT Expansion ign, design	's; Multi- Theorem; entry and
	table, State assigni	Design: Finite State M ment, derivation of ne power operation; CAI	ext-state and	output expr	essions, state	minimizat	ion; State
	<b>Module-V:</b> $(L - 02)$ Advanced features Analog interface.	2) of modern FPGAs: E	Block RAMs	, Embedded	processor, Co	ommunicat	ion ports,
	<b>Module-VI:</b> (L – 0	16)					
	- Logic State Analy	re Debugging platform zer and its use; Concellator, Break-points and	pt of Hardwa	re emulation	– simulation v	s. Emulati	on, FPGA
	adder/subtractor, de user constraint file	CAD tools, Design ecoder, encoder, multipe, interfacing input (sy/display interface; des	plexer, demu witch) and c	ıltiplexer; İnt output (LED)	erfacing exter devices, BC	nal devices  D to sever	s – setting a-segment

	design – sequence generators, timing generators, a typical machine design (example: vending machine); A simple CPU design, constructing a basic embedded system – interfacing on-chip CPU, memory and I/O ports.  Module-VIII: (P – 10) Design analysis: Static timing analysis, Power analysis, Resource utilization, noise, clock network, DRC, debugging methods.  Total Contact Hours: (L=42, P=28) = 70
Text Books,	Text Books:
and/or	1. S. Brown and Z. Vranesic, "Fundamentals of Digital Logic with Verilog Design," McGraw
Reference	Hill Education Special India Edition (SIE), 2017.
Materials	
	Reference Books:
	1. J. Bhasker, "A Verilog HDL Primer", B.S. Publications, Hyderabad in arrangement with Star
	Galaxy Publishing, USA, 1999.

	EC9043: FPGA bas [Mapping between Course Outcomes	_			comes (PO	<b>o</b> s)]	
				Progra	m Outcon	nes	
СО	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3
CO 1	Learn logic synthesis techniques – two level and multilevel synthesis.	2	1	2	2	1	1
CO 2	Be able to design systems using FPGAs and CPLDs.	3	1	3	3	3	1
CO 3	Learn sequential machine design using FPGAs.	3	2	3	3	3	1
CO 4	Learn to design systems for low power operation.	3	2	3	2	2	1
	Average	2.75	1.5	2.75	2.5	2.25	1

	Department	of Electronics and C	Communica	tion Engine	ering		
Course	Title of the course	Program Core	Total Nu	mber of con	tact hours: 5	6	Credit
Code		(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	
EC9044	MEMS & Microsystems Technology	PEL	3	1	O	4	4
Pre-requisit		Course Assessmen				CA), Mid-s	emester
Engineering Course	_	assessment (MA) a Assignments, Quiz Examination etion of the course the	z/class test, N e student wil	Mid-semester		and End S	emester
Outcomes	<ul> <li>CO 2: Understan</li> <li>CO 3: Apply qua</li> <li>CO 4: Understan</li> <li>CO 5: Investigate</li> </ul>	nd characteristics of Nand fundamental building allitative and quantitation fabrication technologe application specific	ng blocks of ive analysis ogy of MEM MEMS sys	general ME techniques in S system tems	n general MEN	•	S
Topics Covered	History of MEMS te  Module II: Electron	ction to MEMS & Mi chnology, Commercia mechanical transduction, Electromagnet	al MEMS de	evices, Appli <b>ques</b>	cation of MEI [L	MS devices -5; <b>T-2</b> ]	
	Static characteristic characteristics, Resp of MEMS devices.  Module IV: Analysi	cteristics of MEMS of the constant of the cons	nearity, Ser e, Gain, Band MEMS devi	dwidth, Quas	esolution, H si static	char <b>6; T-2</b> ]	Dynamic acteristics model,
	Module V: Effect of Sources of different techniques, Statistica Module VI: Integra	f noise types of noise, Thermal methods of noise m	odelling		noise, Noise	·6; T-3]	modelling
	Module VII: MEM MEMS materials micromachining,  Module VIII: Scalin Effect of inertia in M Mathematical model  Module IX: Case st	S device fabrication , Bulk microma  ng effect, Reliability EMS devices, Scaling ling of reliability, Rel  audies in MEMS MEMS devices, MEM	processes achining,  of MEMS d g effect of M liability anal	gnal amplific Silicon a levices EMS devices ysis of MEM	Ers, Signal filt  [Lanisotropic  [Ls, Concept of  IS  [I	-10; T-2] etching, -2; T-1] devices4; T-1]	MEMS Surface reliability,
				Totali	ooture II	n (T =42 T	-1 <i>1</i> )- 50
				Total L	ecture Hours	s: (L=42, T	=14)= 56

Text Books,	Text Books:
and/or	
reference	1. S. D. Senturia, <i>Microsystem Design</i> , Springer; 1st edition, 2004
material	2. K.J. Vinoy, S. Gopalakrishnan, K.N. Bhat, V.K. Aatre, G.K. Ananthasuresh, <i>Micro and Smart</i>
	Systems, Wiley India Pvt Ltd, 2010
	Reference books:
	1. Research Articles

	EC9044: MEMS & Micros						
	[Mapping between Course Outcomes	(COs) a	nd Progr		•		
				Progra	m Outcon	ies	
СО	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3
CO 1	Understand characteristics of MEMS system	2	3	2	3	1	1
CO 2	Understand fundamental building blocks of general MEMS systems	3	3	2	3	1	2
CO 3	Apply qualitative and quantitative analysis techniques in general MEMS systems	3	3	3	3	1	1
CO 4	Understand fabrication technology of MEMS system	2	3	2	3	1	2
CO 5	Investigate application specific MEMS systems	3	3	2	3	1	2
	Average	2.6	3	2.2	3	1	1.6

		nt of Electronics and (					
Course	Title of the course	Program Core	Total Nu	mber of cor	ntact hours: 5	56	Credit
Code		(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	
EC9045	Embedded Systems	PEL	3	1	0	4	4
Introduction Digital Circu Microproces (ECC503)	onics (ECC01), to Computing (CSC01) hits and Systems (ECC402) sors and Microcontrollers	Course Assessmen assessment (MA) a Assignments, Quiz Examination	nd end asse //class test, l	ssment (EA) Mid-semeste	):	· ·	
Course Outcomes	<ul> <li>CO 1: Underst</li> <li>CO 2: Interface</li> <li>CO 3: Design s</li> </ul>	and use of Microproces e I/O devices with Microprotestoftware controlled hard ate application specific	sor in Micro coprocessor	ocontrollers a in Microcon ms		_	ter
Topics Covered	Module I: In Architecture of In	ntel 8051 Microcontrolle tel 8051 Microcontrolle orts, 8051 Microcontrol	ller er using fun	nctional bloc	•		oigital I/O
	Architecture of AT boards, ADC, Ana pins, Arduino shiel  Module III: R ARM processor, H	Tmega Microcontrollers log input pins, Digital lds, Limitations of ATn aspberry Pi Micro-Coardware components of ls, Raspberry Pi OS, Incr.	using funct I/O pins, PV nega Microcomputer F Raspberry	ional blocks, WM signals, controllers ar Pi Micro-co	PWM pins, Sond Arduino.	Serial comm  [L-4] D pins in Ra	nunication spberry Pi
	Sensors, Resistive conditioning circuit	O devices for Micro coses sensors, Capacitive its, Amplifiers, Filters, as with Intel 8051 Mo-Computer	sensors, In Display ele	nductive ser ements, Data	nsors, Actuat storage devi	ces, Compa	rs, Signal tibility of
	Keil editor and co 8051 Microcontrol	mbedded System Prog mpiler, Keil Programm ler, I/O programming, ontroller, Interrupt prog	ing for Inte Interfacing	el 8051 Micr Analog and	Digital senso	Program uplors and actual	ators with
	Arduino editor an programming, Int communication an	mbedded System Prog d compiler, Arduino I erfacing Analog and d Data transmission in terfacing with Arduino	Programmin Digital so Arduino, Ir	g, Program ensors and	uploading to actuators w	Arduino b ith Arduin	oard, I/C o, Seria
	Raspberry Pi OS, Raspberry Pi, I/O	mbedded System Prog Python programming, l programming in Raspb upt programming, Key	Interfacing A berry Pi, Se	Analog and rial commun	Digital senso nication and	Data transr	ators with nission in

#### Module VIII: Case studies

[L-4; T-3]

Application specific embedded system design using 8051 Microcontroller, Arduino, Raspberry Pi, Password lock device using Embedded system, Smart home using embedded system, Motor controller using Embedded system

#### **Total Lecture Hours:** (L=42, T=14)= 56

#### Text Books, and/or reference material

#### **Text Books:**

- 1. T. Givargis, F. Vahid, Embedded System Design: A Unified Hardware / Software Introduction, Wiley; Student edition, 2006
- 2. E. A. Lee, S. A. Seshia, *Introduction to Embedded Systems a Cyber Physical Systems Approach*, PHI Learning Pvt Ltd, MIT Press; Second edition, 2019
- 3. M. A. Mazidi, *The 8051 Microcontroller and Embedded Systems: Using Assembly and C*, Pearson Education India; 2nd edition, 2007

#### **Reference books:**

- 1. J. Bentley, Principles of measurement systems. Pearson Education India; 3rd edition, 2002
- 2. T. W. Schultz, C and the 8051, Vol.I: Hardware, Modular Programming & Multitasking, Prentice Hall; 2nd edition, 1997
- 3. S. Monk, *Programming Arduino: Getting Started with Sketches*, Second Edition, McGraw-Hill, 2nd edition, 2016
- 4. J. Yiu, The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Processors, Newnes; 3rd edition, 2013
- 5. S. Monk, Raspberry Pi Cookbook: Software and Hardware Problems and Solutions, Shroff/O'Reilly; Second edition, 2016
- 6. D. Molloy, *Exploring Raspberry Pi: Interfacing to the Real World with Embedded Linux*, Wiley; 1st edition, 2016
- 7. Research Articles

	EC9045: Embedded Systems (Elective)						
	[Mapping between Course Outcome	es (COs) an	d Progra		omes (POs n Outcome		
СО	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3
CO 1	Understand use of Microprocessor in Microcontrollers and Microcomputer	2	3	3	2	1	2
CO 2	Interface I/O devices with Microprocessor in Microcontrollers and Microcomputer	3	3	3	2	1	3
CO 3	Design software controlled hardware systems	3	3	3	2	1	3
CO 4	Investigate application specific embedded systems	2	2	2	2	1	2
	Average	2.5	2.75	2.75	2	1	2.5

	Department	of Electronics and	Communica	tion Engine	ering				
Course	Title of the course	Program Core	Total Nu	mber of con	tact hours: 5	6	Credit		
Code		(PCR) /	Lecture	Tutorial	Practical	Total			
EC9046	Internet of Things	Electives (PEL) PEL	(L) 3	(T)	(P) 0	Hours 4	4		
EC9040	(IoT)	FEL	3	1	0	4	4		
Pre-requisi	tes:	Course Assessme	nt methods:	(Continuous	Assessment (	(CA), Mid-	semester		
D : E1 .	; (EGG01)	assessment (MA)				15 17			
	ronics (ECC01), to Computing (CSC01)	Assignments, Qui Examination	z/class test,	Mid-semeste	er Examinatio	n and End S	Semester		
Course	After the completion		ident will be	able to					
Outcomes		nd the concept of IoT	•						
	-	electronic systems an		ecture					
	• CO3: Apply date • CO4: Analyze of	ta analysis technique	s in 10 l						
Topics	Module I. Introduc					[L-1]			
Covered	Evolution of IoT, Ap	oplications of IoT in	different don	nain.					
	Module II. Building Functional physica conditioning elemen	d building blocks				[L-5; Actuators			
	Module III. Data C Data communication Sensor Networks, In	n schemes, Basics o					<b>l; T-2]</b> Γ, HTTP,		
	Introduction to Ardu Data acquisition usin	Module IV. IoT System using Arduino board and Arduino programming [L-8; T-2] Introduction to Arduino Programming, Integration of Sensors and Actuators with Arduino board, Data acquisition using Arduino board, Arduino communication shields, Data communication using Arduino-integrated-computer system.							
	Module V. IoT Sys Introduction to Rasp Actuators with Ard Integrated Sensor N Raspberry Pi -integra	berry Pi, Raspberry I uino and Raspberry etwork, Data comm	Pi OS and Py Pi, Data a unication us	thon program	mming, Integrations	ration of Se and Rasp	nsors and berry Pi,		
	Module VI. Data production to SI Introduction to Fog 0	DN, SDN for Io				ting, Sens	<b>3; T-2</b> ] or-Cloud,		
	Module VII. IoT ap Smart Homes, Smart medicine, Body activ	Cities, Connected vo		rt Grid, Indu	strial IoT, Sm		<b>8; T-3</b> ] ure, Tele-		
	Module VIII. IoT a Industry standards, S		stry 4.0.				[L-2]		
				Total L	ecture Hours	s: (L=42, T	=14)= 56		
Text Books and/or reference material	<ol> <li>E. A. Lee, S. Approach, MI</li> <li>D. Hanes, G. S</li> </ol>	A. Seshia, <i>Introduc</i> Γ Press; Second editi Salgueiro, P. Grosset Protocols, and use co	on, 2019 tete, R. Barto	bedded Syste	ems - a Cyb	er Physica mentals: No	l Systems		

- 3. J. Bentley, *Principles of measurement systems*. Pearson Education India; 3rd edition, 2002
- 4. A. Bahga and V. Madisetti. *Internet of Things: A hands-on approach*. Orient Blackswan Private Limited; First edition, 2015
- 4. B. A. Forouzan, *Data Communications and Networking*, McGraw Hill Education; 4th edition, 2017

#### **Reference books:**

- 1. S. Monk, Programming Arduino: getting started with sketches. McGraw-Hill Education, 2nd edition, 2016
- 2. F. Brown, Python: the complete reference, McGraw Hill Education; 4th edition, 2018
- 3. E. Upton, and G. Halfacree. Raspberry Pi user guide. Wiley, 1st edition, 2012
- 4. Research articles

	EC9046: Internet of TI [Mapping between Course Outcomes (	_			comes (PC	Os)]	
				Progran	<b>Outcon</b>	nes	
СО	Statement	PO1	PO2	PO3	PSO 1	PSO 2	PSO 3
CO 1	Understand the concept of IoT systems	2	3	1	2	1	3
CO 2	Analyze electronic systems and IoT architecture	3	3	2	2	1	3
CO 3	Apply data analysis techniques in IoT	2	3	3	2	1	1
CO 4	Analyze case studies	3	3	3	1	1	3
	Average	2.5	3	2.25	1.75	1	2.5

		Program		Total conto	ct hours: 56		
Course Code	Title of the course	Core (PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credi
EC9047	Nanoelectronics	PEL	3	1	0	4	4
Pre-requisites/ Microelectronic [PHC331, EC10	es and Semiconductor [011]	Device Physics	(CA: 15% End-Term Continuou tests/Assig	b), Mid-Term n Assessment us Assessment gnments/Atte	nt (CA): Quiz endance	(MA: 25%) zes/Class	) and
Outcomes	<ul><li>characterization</li><li>CO 3: To acquinanomaterials.</li></ul>	nire a fundamenta	l understand	ding of elect	tronics and o	ptical prop	erties o
Topics Covered	Introduction to nano (top-down and botto)  Module II. Elect Electronic and Optic—dimensional electronic conductor, Transmi Coupled nanoscale s  Module III. Nano Nanotechnology: De Techniques, Nanom Surfaces; Instrument	ronic and optical cal properties of na on gas (density o sssion probability structures, and Sup materials, deposi eposition technique aterials, Nanoparti	properties anostructures f states), Calculation erlattices.  tion and ches for Nanoso	history of nanof nanotechnof nanostructs. Energy substantier scatters, Electron to aracterizational Devices, vires, Nanom	ctures [L – 10] b-bands. Electing, the resistunnelling, Report techniques Nanolithogranagnetic Mate	o; T -5] ron transportance of a esonant tu s [L - 11; 7] phy, Self-Arials, Nano	ort in tw ballisti nnellinş Γ - 4]
	Module IV. Elect Shrink-down approa Devices, Downscalin Tunneling Devices a on carbon nanotub Quantum well and ( photodetector, Super	ronic devices base ches: Electronic de mg of the MOSFE and Circuits, Singles, Spintronic EQuantum Dot LAS	ed on nanos evices Based F. Nanoscale e Electron T Devices; Op	r field optica structures [I d on Nanostr e FET Transi Transistor and toelectronic	l microscope.  2 –13; T - 3] uctures: Advastors, the Ball l Related Dev Devices using	nce Hetero istic FET, l ices. Devic ng Nanost	estructur Resonar ces base
Text Books and/or	Module IV. Elect Shrink-down approa Devices, Downscalin Tunneling Devices a on carbon nanotub Quantum well and of photodetector, Super	ronic devices base ches: Electronic de mg of the MOSFE and Circuits, Singles, Spintronic EQuantum Dot LAS	ed on nanos evices Based Γ. Nanoscale e Electron T Devices; Op SERS, Quan	structures [I d on Nanostr e FET Transic Transistor and toelectronic tum Cascade	l microscope.  2-13; T - 3] uctures: Adva stors, the Ball d Related Dev Devices usin E LASER, Qua ontact Hours	nce Hetero istic FET, l ices. Devic ng Nanost antum well	estructures Resonances based ructures -infrared =14)= 5

	EC9047: Nanoelectronics (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
				Progra	am Outcom	es				
CO	Statement	PO1	PO2	PO3	PSO 1	PSO 2	PSO 3			
CO 1	Demonstrate understanding of fundamental of nanodevices fabrication techniques	2	1	2	2	1	1			
CO 2	Demonstrate understanding of nanotechnology concepts for device fabrication and characterization.	3	1	3	3	3	1			
CO 3	To quire fundamental understanding for electronics and optical properties of nanomaterials.	3	2	3	3	3	1			
CO 4	To acquire knowledge of basic nanodevice principles and fabrication approaches for various nanoscale devices.	3	2	3	2	2	1			
	Average	2.75	1.5	2.75	2.5	2.25	1			

	D	epartment of El	lectronics & Co	mmunication En	gineering		
		Program					
Course Code	Title of the course	Core (PCR)/ Elective (PEL)	Lecture (L)	Total contact Tutorial (T)	Practical (P)	Total Hours	Credit
EC9048	ASIC Design using Elective Verilog/VHDL		3	0	2	5	4
	ites/Co-requisites: cuits and Systems [F	ECC402]	Term Assessr Continuous A	sment methods: (oment (MA:25%) a assessment (CA): ents/Attendance	nd End-Term Ass		
Course Outcomes	<ul> <li>CO 1: Expl</li> <li>CO 2: Anal</li> <li>CO 3: Emp</li> <li>CO 4: Writ</li> <li>CO 5: Com</li> </ul>	ain VLSI design lyze and design c loy EDA tools to e test benches to spare between blo	le course, the stu flow using HDL ombinational an o model a digital verify the design ocking and non-b	dent will be able to d sequential digital system. 1. olocking statemen	al systems.		
Topics Covered	Module I. Br Overview of Digi design flow, Veril	urs: Lecture – 4 rief introduction tal Design with og HDL, Trends ierarchical Mod ttom-up design r	2; Practical/Ses to VLSI using Verilog HDL: E in HDLs. leling Concepts methodology, dif	CAD tools [L - 3 volution of CAD	I Contact Hours  , emergence of H	HDLs, typical	
	Lexical convention Introduction synth	nesis of different  Modules and Por	system tasks, Verilog constructs $[L-3]$	ets.		delling Logic	e Synthesi
	Module-V. ( Modeling using badelays, min, max,		primitives, descr	ription of and/or a	nd buf/not type g	rates, rise, fall	and turn-o
	Module-VI. Continuous assign	Dataflow Model aments, delay spe		ssions, operators,	operands, operate	or types.	
	Module-VII. Structured proceed statement, event c		d always, block				
	Module-VIII. T Differences betwe			on, invocation, aut	omatic tasks and	functions.	
	Module-IX. U Procedural continutasks.	J <b>seful Modeling</b> Lous assignments			al compilation and	d execution, u	seful syste:

Module-X. Flip-Flop and Counter Design::(L-04) [L-4]

Synchronous and asynchronous flip flop design with set and reset, design of basic counters.

#### Module-XI. FSM & Processor Design: (L-06) [L-6]

FSM modeling, Data path and Controller design, Modeling Memory, Pipelining, and Design of a Processor. Introduction to Reconfigurable computing, FPGAs, the Altera /Xilinx flow.

#### Module-XII. Essential System Verilog for UVM (L-04) [L-4]

Overview of basic SystemVerilog, UVM verification environment: introduction to UVM methodology and universal Verification Components (UVC) structure, stimulus modeling, creating a simple environment, DUT, TLM, functional coverage modeling, register modeling in UVM.

#### **Total Contact Hours:** (L=42, P/S=28)= 70

#### Text Books, and/or Reference Material

#### **Text Books:**

- 1. Samir Palnitkar, "Verilog HDL, A Guide to Digital Design and Synthesis", Second Edition, Pearson Education, 2004
- 2. J. Bhaskar, "Verilog HDL Synthesis", BS publications, 2001.

#### **References:**

- 1. S. Brown and Z. Vranesic, Fundamentals of Digital Logic with Verilog Design, McGraw Hill, Third Edition 2013.
- 2. G. De Micheli. Synthesis and optimization of digital circuits, McGraw Hill, 2003
- 3. Indranil Sengupta, IIT Kharagpur, "NPTEL Course on Hardware Modeling using Verilog" (2017) https://www.youtube.com/watch?v=NCrlyaXMAn8&list=PLRsFfXmDi9IYCNlvNjrsD8bLMmNE0UxBH

	EC9048: ASIC Design using Verilog/VHDL (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	Statement			Progran	o Outcomes					
CO		PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3			
CO 1	Explain VLSI design flow using HDL.	1	1	3	2	2	1			
CO 2	Analyze and design combinational and sequential digital systems.	2	1	3	2	2	2			
CO 3	Employ Verilog to model a digital system.	3	2	3	3	3	1			
CO 4	Write test benches to verify the design.	3	2	3	3	3	1			
CO 5	Compare between blocking and non-blocking statement and their uses.	2	1	3	3	2	2			
CO 6	Create a System from simulation to synthesizable design	3	1	3	3	3	1			
	Average 2.33 1.33 3 2.66 2.5 1.3									

	Depa	ertment of Electi	onics & Com	munication I	Engineering					
		Program		Total conta	ect hours : 56					
Course	Title of	Core (PCR) /	Lecture	Tutorial	Practical	Total	Credit			
Code	the course	Elective (PEL)	(L)	(T)	(P)	Hours				
EC9049	Mixed Signal IC Design	PEL	3	1	0	4	4			
Analog IC D	esign[EC1012], esign[EC1013],		15%), Mid- Assessmen	-Term Assessi t (EA: 60%))	ods: (Continuoument (MA: 25%) (CA): Quizzes/0	) and End-To				
				ments/Attend		_1455				
Course	After the co	mpletion of the co								
Outcomes	<ul> <li>CO 1: Explain the operation of various High performance OTAs/Opamps.</li> <li>CO 2: Design Analog Circuits using gm/ID techniques.</li> <li>CO 3: Create the Layout of a CMOS Mixed Signal System.</li> <li>CO 4: Analyze a Comparator.</li> <li>CO 5: Interpret the use of Switched Capacitor Circuits in Sampled data Systems</li> <li>CO 6: Compare Data converter architectures based on Accuracy/Area/Power/Speed.</li> </ul>									
	Comparison.  Module II. g <sub>m</sub> over I <sub>D</sub> Design Process [L – 4; T - 2] Gm over ID technique: Transconductor efficiency in sub-threshold, moderate and strong inversion. Various design plots: g <sub>m</sub> /I <sub>D</sub> , g <sub>m</sub> /g <sub>ds</sub> , f <sub>T</sub> etc., and their use in Analog Design. Design of a CS Amplifier, and Two stage Opamp using g <sub>m</sub> /I <sub>D</sub> technique.									
		Module III. Opamp performance Metrics: [L-4; T-1] Slew rate & Settling time, CMRR, PSRR, Linearity, Distortion: Gain Compression, THD, IIP3 calculation. Offset Cancellation techniques.								
	Module IV. Layout Techniques [L – 3; T - 2] Introduction to CMOS process, CMOS Layers, Design rule basics, DRC, LVS, Passive and Transistor layout, Fingering, Inter-digitization. Matching components: Common centroid, Use of Dummy. Matching error, error propagation.									
	Module V. Switched Capacitor Circuits [L – 5; T - 1] Basic philosophy of Switched capacitor circuits, design of switched-capacitor amplifiers and integrators, effect of opamp finite gain, bandwidth and offset, circuit techniques for reducing effects of opamp imperfections, switches and charge injection and clock feed-through effects.									
		Module VI. Sample and Hold [L – 4; T - 1] Operation of sample and holds circuits and theirs non-idealities. Comparators: Opamp based, Strong Arm Regenerative Latch, Latch dynamics, Offset reduction.								
	& Gain Error voltage, curre	Data Converse of data converte Sinad, ENOB and charge molash, interpolating	, SFDR, SDN de converters,	on to data conv JR, Settling ti , hybrid and so	me etc. Nyquis egmented conve	t rate D/A coerters. Nyquis	onverters st rate A/l			

	A/D converters.
	Module VIII. Phase Locked Loop [L – 3; T - 1] Basic PLL topology, dynamics of simple PLL, Multiplier, phase detectors, lock acquisition, Phase frequency detector, Loop filters, Charge Pump PLLs, non-ideal effects in PLLs.
	Total Contact Hours: (L=42, T=14)=56
Text	Text Books:
Books, and/or	1. Tony Chan Carusone; David Johns; Kenneth Martin, "Analog Integrated Circuit Design", Wiley, 2nd Ed. 2013,
Reference	2. Behzad Razavi, "Principles of Data Conversion System Design", Wiley-IEEE Press, 1994
Materialss	3. Adel Sedra, Kenneth Smith Tony Chan Carusone, Vincent Gaudet, "Microelectronic Circuits", Oxford; 8th Ed.; 2020
	Reference Books/Materials:
	1. R. Gregorian, "Introduction to CMOS Opamps and Comparatos", Wiley, 1999
	2. Rudy J. Van De Plassche, "CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters", Springer, 2nd Ed. 2003.
	3. Behzad Razavi, "Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level", Cambridge University Press, 2020.

	EC9049: Mixed Signal IC Design (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	Ctotom out	Program Outcomes								
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Explain the operation of various High performance OTAs/Opamps.	2	1	2	3	1	1			
CO2	Design Analog Circuits using gm/ID techniques.	2	3	1	3	2	2			
CO3	Create the Layout of a CMOS Mixed Signal System.	3	2	1	2	2	2			
CO4	Analyze a Comparator.	3	1	1	3	2	1			
CO5	Interpret the use of Switched Capacitor Circuits in Sampled data Systems	3	1	1	2	1	2			
CO6	Compare Data converter architectures based on Area/Power/Speed	2	1	3	3	1	1			
	Average	2.5	1.5	1.5	2.66	1.5	1.5			

	Departn	nent of Electronics a	nd Communica	tion Enginee	ering					
		Program Core	Total 1	Number of co	ontact hours: 5	56				
	le of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit			
	Low Power Circuits and Systems	rcuits and		1	0	3	3			
Pre-requisites/Co-	requisites:	Course Assessment methods: (Continuous Assessment (CA:15%), Mid-Term Assessment (MA:25%) and End-Term Assessment (EA:60%))								
Digital IC Design [E	C1013]	Continuous Assessi	nent (CA): Quiz	zes/Class tes	ts/Assignmen	ts/Attendar	nce			
<ul> <li>CO 1: Learn to design and optimize CMOS logic circuits and extract parasitic electrons.</li> <li>CO 2: Understand sources of power dissipation and be able to estimate energy d in typical circuits.</li> <li>CO 3: Apply different techniques to minimize dynamic dissipation.</li> <li>CO 4: Learn the different sources of leakage in MOS transistors and how to leakage dissipation at the device level as well as in circuit design.</li> </ul>						dissipation				
Module-I:(L     Introduction: CMOS inverted Circuit optimin     Module - II: CMOS layout process flow, details - parase     Module - III: Power dissipated dissipation - signal activity estimation of signal activity		Need for Low power er and other gates; what ization for performance (L – 06; T - 02) to and Fabrication: Ty Imperfections in fabrication mechanisms in Communication in Communication in fabrication in f	ry CMOS for Loce.  Applical CMOS circuits: Societion steps, Doir estimation, important dissipation of quantum the control of the control of quantum the co	rcuit layout, esign rules an portance of contact and Dyron, concept enal activity congic circuits;  ge scaling appation, Speed lel and pipel Procedure, Crollage and Formal activity of the pacitance montechnique on technique on Power of Solids	IC fabrication of their important dissipation famic dissipation famic dissipation famic dissipation famic architecturitical path an average converte requency Scalinimization are sometimization, concept of a scalinimization,	n overview tance; MC ion, Dynan activity; Co Boolean datic Voltage tapproachers, Algoriad its maners, Power ling (DVFS)  pproaches /Software Architecturus	odology,  o, CMOS  oS device  nic power concept of ifference,  e Scaling; es, circuit thm level agement; up/down  os), DVFS  s: What is trade-off, are Level			

technology, DIBL and GIDL effects; Recent advances in MOS transistor design – SOI technology, FinFET, Gate All Around (GAA) FET. **Module-VII:** (L - 03; L - 01)Static Power Optimization Techniques: Comparison of static and dynamic loss in modern chips; Stand-by and Run-time leakage; Stand-by leakage reduction techniques, Transistor stacking, VT CMOS approach, Power gating, MT CMOS technology, Power gating issues, DVFS with Power gating; Run-time leakage reduction, Dynamic V<sub>DD</sub> scaling, Dual V<sub>t</sub> approach, V<sub>t</sub> hopping. **Module-VIII:** (L-02)Battery operated system design: Battery construction and working principle, Battery capacity and energy density, comparison of different storage cell technologies; Battery charging and discharging profiles and their effects on battery capacity and life; Design of multi-battery system installations. **Total Contact Hours: (L=42, T=14)=56** Text Books: 1. Ajit Pal, "Low Power VLSI Circuits and Systems", Springer, 2015. Kaushik Roy and Sharat C Prasad, "Low Power CMOS VLSI circuit Design", John Wiley and Sons, 2000. **References:** Text / Ref. Books 1. Anantha P Chandrakasan and Robert W Brodersen, "Low Power Digital CMOS Design", Kluwer Academic Publishers, Holland, 1995. Gary B Yeap K, "Practical Low Power Digital VLSI Design", Kluwer Academic Publishers, 3. Kuo J B and Lou J H, "Low Voltage CMOS VLSI Circuits", John Wiley and Sons, Singapore,

	EC9050: Low Power Circuits and Systems (Elective)										
	[Mapping between Course Outcomes (CO	Os) and Program Outcomes (POs)] Program Outcomes									
CO	Statement Statement		PO 2	PO 3	PSO 1		PSO 3				
CO 1	<b>Acquire</b> knowledge of the fundamentals and applications of Low-power circuits	2	1	2	2	1	1				
	<b>Identify</b> various leakage/ switching power sources in a MOSFET and a digital circuits.	3	1	3	3	3	1				
CO 3 Analyze the various issues to power dissipation and techniques to minimize/optimize			2	3	3	3	1				
CO 4 <b>Learn</b> various leakage/ switching power reduction mechanisms at device level and circuit level.			2	3	2	2	1				
	CO 5 <b>Design and implementation</b> of a power-aware circuits and systems		1	2	3	3	2				
	<b>Evaluate</b> the performance of low power circuits and systems	2	1	2	3	3	2				
	Average	2.50	1.33	2.50	2.67	2.50	1.33				

	Department of E	Electronics and C	Communicat	tion Enginee	ring			
		Program Core		Total conta	ct hours: 56			
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit	
EC9051	Testing and Verification of VLSI Circuits	PEL	3	1	0	3	3	
Pre-requisites/Co- Digital Circuits and	-requisites: Systems (ECC402)	Course Assessment methods: (Continuous Assessment (CA:15%), Mid- Term Assessment (MA:25%) and End-Term Assessment (EA:60%))  Continuous Assessment (CA): Quizzes/Class tests/Assignments/Attendance						
Course Objectives	To expose the s design.	students, the basic	cs of testing	and verifica	tion techniqu	ies for the	digital IC	
Course Outcomes	<ul> <li>CO 1: Exte</li> <li>CO 2: Gene</li> <li>CO 3: Den</li> <li>CO 4: Disc</li> </ul>	completion of the end knowledge of erate test vectors to constrate the concess about Built-in modern tools for	the requirent to test a circle ept of Memon-Self Test a	nent of fault ruit efficiently ory testing teannd its applica	modeling in V covering ma chniques.	ximum fau	lts.	
Syllabus/ Topics Covered	Physical faults ar simulation: parall Module II. To Boolean difference pattern generation Module III. PL Cross-point fault Module IV. Module IV. Module V. De Test pattern gene Module VI. Test pattern gene Module VII. LBIST and MBIS level (data path techniques: decis Module VIII.AS Direct and randon	lel, deductive and lest generation for ce, D-algorithm, I ce, D-algori	Fault equivious concurrent to combinate Podem, rander effect on fauton, easily — 4; T - 1] action, easily — action for sequence and action for sequence technique logic level (h). Verification-based appron[L – 6; Tetection and didation [L – nt and valid	cechniques; comal circuits om etc. Exhault coverage.  testable designalts; test general testable designalts; testable	ritical path tra  [L - 4; T - 1]  ustive, randon  gns.  meration.  ypes.  mits[L - 6; T ndary scan.  4]  al and sequencedded system  odes.  ogram and te	acing.  n and weighted and weig	ghted test  as), RTL- f formal	

	various electrical and thermal parameters as per device specification.
	Total Contact Hours: (L=42, T=14)=56
Text /	Text Books:
Ref. Books	1. M. L. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital,
	Memory and Mixed-Signal VLSI Circuits", Springer, 2 <sup>nd</sup> edition, 2004.
	Reference Books:
	1. A. Krstic and K-T Cheng, "Delay Fault Testing for VLSI Circuits", Kluwer Academic Publishers, 3rd edition, 2003.
	2. N. K. Jha and S. Gupta, " <i>Testing of Digital Systems</i> ", Cambridge University Press, 2nd Edition, 2003.
	3. M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing and Testable Design", Wiley-IEEE Press, 3rd Edition, 1994.
	4. P. K. Lala, "Fault Tolerant and Fault Testable", Prentice-Hall, 4th Edition, 1986.

	EC9051: Testing and Verification of VLSI Circuits (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
			F	Program	Outcom	es				
CO	Statement	PO	PO	PO	PSO	PSO	PSO			
		1	2	3	1	2	3			
CO 1	Extend knowledge of the requirement of fault modeling in VLSI circuits.	1	1	1	2	1	1			
CO 2	Generate test vectors to test a circuit efficiently covering maximum faults.	2	2	3	2	1	1			
CO 3	Introduce students to the concepts Memory testing techniques.	2	2	2	3	2	1			
CO 4	Understanding Built-in-Self Test and its application in modern digital design	2	2	3	2	2	1			
CO 5	Use modern tools for testing and verification.	2	2	3	3	2	2			
	Average	1.8	1.8	2.4	2.4	1.6	1.2			

	Departme	nt of Electronics &	Communic	ation Engin	eering						
Course ,	Γitle of the course	Program Core (PCR) /	Lecture	Total conta	ct hours : 56 Practical	Total	Credit				
	Computer	Electives (PEL)	(L)	(T)	(P)	Hours					
EC9052	Architecture	PEL	3	1	0	4	4				
Digital Circuit	/ <b>Co-requisites:</b> s & Systems[ECC40 s & Systems Labora		(CA:15% End-Tern Continuo	), Mid-Term 1 Assessmen	ethods: (Continue Assessment (t (EA:60%)) nt (CA): Quiz	MA:25%)					
Course Outcomes	<ul> <li>CO 1: Acq</li> <li>CO 2: Und</li> <li>CO 3: Illus</li> <li>CO 4: Ana</li> <li>CO 5: Des</li> </ul>	<ul> <li>CO 2: Understand the fundamental concepts of ISA.</li> <li>CO 3: Illustrate the operations of memory unit.</li> <li>CO 4: Analyze control and data flow of a computer.</li> <li>CO 5: Design and implementation of multiprocessors.</li> </ul>									
Topics Covered	layers, their bene architecture II, is solution ideas.  Module II. Fr. Fundamental comprinciples and microarchitecture.  Module III. Ar Binary arithmetic floating point arit.  Module IV. Pr. Single-cycle microarchitecture prediction, precisissues in OoO exc.  Module V. SI SIMD processing Decoupled Access.  Module VI. Memory hierarch memory, memory Cache organizatic coherence, in-met.  Module VII. Michael Michael Michael VII. Michael Michael VII. Michael VIII. Michael VIIIIII. Michael VIIIII. Michael VIII. Micha	ocessor Design [L – microarchitecture, p, pipelining: issues in the exceptions, state of the exceptions, state of the exceptions, state of the exceptions  MD, GPUs, VLEW g: array and vector to Execute (DAE), Sy  Memory Hierarchy ty, physical memory a ty controller, memory on and operation, h	o computer a crossing them ecture III, a control of an ISA control	architecture, in, instruction in multiprocessors architecture of the control of t	l set architecture examples, examples, examples, examples, examples, examples, examples, examples, examples, consideration and data continuous	ata flow made in instruction in its produce in its	odel, ISA ISA vs.  plication, grammed g, branch ation and , VLIW, ies, main efetching, nd cache speedup,				

	Total Contact Hours: (L=42, T=14)=56					
Text Books,	Text Books:					
and/or	1. Patterson and Hennessy, "Computer Organization and Design: The Hardware/Software					
Reference	Interface", 4th Edition, Morgan Kaufmann/ Elsevier, 2009.					
Material						
	Reference Books:					
	1. Andrew Tanenbaum, "Structured Computer Organization" 6th Edition, Pearson, 2016.					
	2. Patt and Patel, "Introduction to Computing Systems: From Bits and Gates to C and					
	Beyond", Morgan Kaufman, Elsevier, 2th Edition, McGraw-Hill Education 2003.					
	3. Harvey Cragon, "Computer Architecture and Implementation", Cambridge University					
	Press, 2000.					
	4. C. Hamacher, Z. Vranesic, S. Zaky, "Computer Organization", McGraw Hill Education;					
	5th Edition, 2011.					

	EC9052: Computer [Mapping between Course Outcome				omes (PO	s)]	
CO	Statement			Progran	n Outcom	es	
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3
CO1	Acquire idea about computer architecture and organization.	1	1	2	2	3	2
CO2	Understand the fundamental concepts of ISA	1	1	2	2	3	1
CO3	Illustrate the operations of memory unit	1	1	2	3	3	3
CO4	Analyze control and data flow of a computer	2	1	2	3	3	1
CO5	Design and implementation of multiprocessors.	1	1	2	3	3	3
CO6	Evaluate the performance of a computer system.	1	1	2	3	3	3
	Average	1.17	1	2	2.67	3	2,67

	<u>D</u> epartmen	t of Electronics and (	Communica	ation Engine	ering					
Course	Title of the course	Program Core	Total Nu	ımber of con	tact hours:	56	Credit			
Code		(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours				
EC9053	Physical System	PEL	3	1	0	4	4			
20,000	Analysis and									
	Modeling									
Pre-requisi	tes:	Course Assessmen				(CA), Mid-s	emester			
		assessment (MA) a								
	onics (ECC01),	Assignments, Quiz	/class test,	Mid-semeste	r Examinatio	n and End S	emester			
	Mechanics (XEC01)	Examination								
Course	_	oletion of the course the								
Outcomes		and characteristics of pl								
	11 1	antitative analysis tech		onysical syste	ems					
	<ul> <li>CO 3: Understand modeling of physical systems</li> <li>CO 4: Investigate complex designs of physical systems and case studies</li> </ul>									
	• CO 4: Investiga	tte complex designs of	physical sy	stems and ca	se studies					
Topics Covered	Module I: In	troduction to physica	l systems			[L-1]				
	Static, dynamic as	haracteristics of Phys nd quasi static chara esis, time domain and f	cteristics o	of physical e	elements and		_ Linearity			
	Loading effects in physical elements a	Sects in physical systems, Loading effect modelling, Two port network representation of ments and systems, Lumped parameter representation of Transducer, Amplifiers, Filters.								
	Sources of signal en band noise, narrow-	rors, Systematic and R band noise, Error mod deviation, Gaussian d	andom erro elling, Stati	stical method	ls of error me	ources of no asurements,	statistica			
	Bond graph re principle, Lagran circuits, electromed	• • • • • • • • • • • • • • • • • • • •								
	Concept of reliabil	Concept of reliability, mathematical modelling of reliability, bathtub model in reliability, reliability analysis of physical elements and physical systems, Several schemes for improving reliability of								
				Total I	∟ecture Hou	rs: (L=42, T	`=14)= <b>5</b>			
Text Books	1. S. H. Crandall,	D. C. Karnopp, <i>Dynan</i>	nics of Mec							
reference material	2017 2. J. Bentley, <i>Princ</i> Reference books:	iples of measurement s	y <i>stems</i> . Pea	rson Educati	on India; 3rd	edition, 200	)2			
	1. A. Preumont <i>Me</i> 2011	1. A. Preumont Mechatronics, Dynamics of Electromechanical and Piezoelectric Systems, Springer								
	3. Research articles		vney; ist eo	uiuon, 2005						

	EC9053: Physical System Analysis and Modeling (Elective)									
	[Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
				Progr	am Outco	mes				
CO	CO Statement	PO1	PO2	PO3	PSO 1	PSO 2	PSO 3			
CO 1	Understand characteristics of physical systems	1	3	1	3	1	1			
CO 2	Apply quantitative analysis techniques to physical systems	3	3	3	3	1	2			
CO 3	Understand modeling of physical systems	2	3	3	3	1	2			
CO 4	Investigate complex designs of physical systems and case studies	3	3	3	3	1	2			
	Average	2.25	3	2.5	3	1	1.75			

Course	Title of the course	t of Electronics and C Program Core		umber of con		56	Credit		
Code	Title of the course	(PCR) / Electives	Lecture	Tutorial	Practical	Total	Credit		
		(PEL)	(L)	(T)	(P)	Hours			
EC9054	Cyber Physical Electronic System Design	PEL	3	1	0	4	4		
Pre-requisit		Course Assessmen	t methods:	(Continuous	Assessment (	CA), Mid-s	emester		
	onics (ECC01),	assessment (MA) and end assessment (EA)):							
Engineering	Mechanics (XEC01)	Assignments, Quiz Examination	/class test,	Mid-semester	r Examination	n and End S	emester		
Course		letion of the course the							
Outcomes		nd application based e	•						
		nd basic building block		•					
		antitative analysis tech							
		ndamentals of cyber-pl te complex designs of				auah aasa s	tudios		
							tudies		
Topics Covered		uction to cyber physi hysical Electronic Sys				[L-1]			
	conditioning circu communication un motors, Linear actu Module III. Physi Microcontrollers, M sensing, voltage se	nsors, MEMS sensors, MEMS Accelerometers, MEMS Gyro, Signal Processing unit, Data presentation, Data storage, and Data units, Actuators, Motors, BLDC, Stepper Motors, Servo motors, AC nators, Linear servo actuators, Mechanisms  [L-10; T-5]  Mini computers, Embedded systems, Vibration sensing, Force sensing, Pressure ensing, Actuation systems, Open-loop system, Closed loop system, Embedded							
	Module IV. Physic Intranet, Internet, I	Module IV. Physical Systems in Network [L-10; T-1]  Intranet, Internet, NFC, Bluetooth, Zigbee, WiFi, 4G, 5G, Industrial Ethernet, Industrial data ommunication Protocols, HART, MQTT, HTTP, Cyber physical systems, IoT, Industry 3.0, Industrial T							
	Module VI. Data Requirement of data		Security Issues [L-1] securities, Data encryption strategies.						
		e studies tor speed control syst onitoring systems, Indu	•	physical 3D	_	<b>L-6; T-3</b> ] tems, Cyber	physical		
T D. 1	T (D)			Total L	ecture Hour	rs: (L=42, T	<u>=14)= 56</u>		
Text Books and/or reference material	1. J. Bentley, <i>Prin</i> 2. E. A. Lee, S. A <i>Approach</i> , MI	aciples of measurement. Seshia, Introduction T Press; Second edition Data Communication	<i>to Embedd</i> n, 2019	ed Systems - a	ı Cyber Physi	ical Systems	;		
	Reference books:	stry 4.0 the industrial i	internet of i	things, Apres	s; 1st edition	, 2017			

	EC9054: Cyber Physical Electronic System Design [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]										
CO	Chahamanh		1	Prog	ram Outco	mes					
CO	Statement	PO 1	PO2	PO3	PSO 1	PSO 2	PSO 3				
CO 1	Understand application based electronic systems	2	3	1	3	1	1				
CO 2	Understand basic building blocks of electronic systems	2	3	1	3	1	1				
CO 3	Apply quantitative analysis techniques to electronic systems	2	3	1	3	1	1				
CO 4	Understand fundamentals of cyber-physical electronic systems	3	2	2	1	1	3				
CO 5	Investigate complex designs of cyber physical embedded systems through case studies	3	2	3	1	1	3				
	Average	2.4	2.6	1.6	2.2	1	1.8				

	Department	of Electronics and C	Communica	tion Engine	ering						
Course	Title of the course	Program Core	Total Nu	mber of con	tact hours: 5	6	Credit				
Code		(PCR) / Electives	Lecture	Tutorial	Practical	Total					
		(PEL)	(L)	(T)	(P)	Hours					
EC9055	Electronic	PEL	3	1	0	4	4				
	Measurements and										
Pre-requisit	System Design	Course Assessmen	t mathade: (	Continuous	Assassment (	A) Mid s	omostor				
	onics (ECC01),	assessment (MA) a				CA), MIU-S	emesiei				
	Mechanics (XEC01)	Assignments, Quiz				and End Semester					
0 0	, ,	Examination	,								
Course	After the comp	letion of the course the	e student wil	l be able to							
Outcomes		nd concept of electron									
		nd basic building block			-						
		antitative analysis tech	_			tems					
		sign techniques of elec			ems						
		te application specific		ent systems							
Topics Covered	Module I: Introd	luction to measurem	ents			[ L-1]					
	Static characteristics elements, Static ch	and dynamic charac s of elements, Dynami aracteristics of syste r, Resolution, Repeata	c characteris ms, Dynam	ic character	ents, Quasi-sta istics of syst	ems, linear	rity, non-				
	Loading effects in r to capacitive sensor two port representat  Module IV: Error Sources of noi	ing Effects in Measure neasurement systems, s, loading effect due to ion of measurement sy and Noise in Measurements in measurements ects, Effects of	loading effet to inductive systems.	sensors. Sch ems as, mathen	sistive sensors emes to get ri	[L-4; T-2] s, Loading of do f loadin  [L-4; T-1] lelling of s, Error	g effects,  noise,				
	Systematic error, Modelling.  Module V: Reliab	stematic error, Random error. Statistical methods for noise and error analysis and									
	Voltage sensors, Cu Motion Sensors, M	ional Elements of Mourrent sensors, Force sagnetic flux sensors,	ensors, Pres Chemical	sure sensors sensors, Sig	, Vibration se	ing circuit	v sensors, s, Bridge				
	Presentation elemen  Module VII: Case Flow measuremen	studies it systems, Heat	[L-10; T-4]  It transfer effect and measurement systems, Optic surement systems, Gas chromatography.								
				Total L	ecture Hour	s: (L=42, T	<b>[=14]=56</b>				
Text Books and/or reference material	<ul><li>4. J. Bentley, <i>Prin</i></li><li>5. Ernest O. Doeb</li></ul>	ciples of measuremen elin, Dhanesh N. Man Seventh edition, 2019	•								

6. David A. Bell, "Electronic Instrumentation and Measurements", Oxford University Press India; Third edition, 2013

#### Reference books:

1. Research Articles

	EC9055: Electronic Measurements and System Design (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]										
~~	a			Prograi	m Outcom	ies					
CO	Statement	PO1	PO2	PO3	PSO 1	PSO 2	PSO 3				
CO 1	Understand concept of electronic measurements	2	3	1	3	1	1				
CO 2	Understand basic building blocks of electronic measurement systems	2	3	1	3	1	2				
CO 3	Apply quantitative analysis techniques to electronic measurement systems	2	3	1	3	1	1				
CO 4	Learn design techniques of electronic measurement systems	3	2	2	3	1	3				
CO 5	Investigate application specific measurement systems	3	2	3	3	1	3				
	Average	2.4	2.6	1.6	3	1	2				

	Dep	artment of Electi	ronics & Com	munication En	gineering					
		Program		Total contac	et hours : 56					
Course Code	Title of the course	Core (PCR) / Elective (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit			
EC9056	DSP Architectures in VLSI	CORE	3	1	0	4	4			
Signals & S	tes/Co-requisites: ystems (ECC744), Digital Design (EC	DSP	Mid-Term A (EA:60%)) Continuous	Assessment (MA	ls: (Continuous A:25%) and End A): Quizzes/Cla	l-Term Asses	•			
Course Objectives	processing. The algorithms free architecture des	lesigned to give a e central theme of quently encounter ign techniques to	comprehensive f the course is red in DSP sy improve the de	e coverage of the to design effice stems. It focusing with high	he VLSI archite ient VLSI archi uses on algorith	tectures for nm transform	computing			
Outcomes	<ul> <li>After the completion of the course, the student will be able to:</li> <li>CO 1: State VLSI design methodology for signal processing systems.</li> <li>CO 2: Describe VLSI algorithms and architectures for DSP.</li> <li>CO 3: Implement/Simulate basic architectures for DSP using Matlab/CAD tools.</li> <li>CO 4: Discuss various issues that need to be addressed when implementing DSP algorithms in real hardware with finite resources such as processing speed, memory, and bit resolution.</li> <li>CO 5: Analyze DSP architectures and evaluate their performance.</li> </ul>									
Topics Covered		Introduction to fundamentals: Dence equation as onse.	Discrete System	ns: Represent	ation of Systen	_				
	Graphical repre	Digital Signal P r DSP algorithm esentation of DSI ependence graph d architectural le	s: VLSI Desi Palgorithms - (DG). Data p	gn flow, Map - signal flow g oath synthesis,	ping algorithm raph (SFG), da	ıta flow graj	oh (DFG)			
	Module III. Introduction to DSP systems [L – 6; T - 2]  DSP Systems, Parallel and pipeline of signal processing application: Architecture for real-time systems, latency and throughput related issues, clocking strategy, array architectures; Pipelining processing of Digital filter, Parallel processing, Parallel and pipelining for Low power design, ASIC design.									
		Systolic Array A systolic array arc ation of systolic ar	hitecture, FIR		Array, Selection	of Scheduli	ng Vectoi			
		Signal Processin anique, Retiming of modified Cook-T	concept, Foldin	g/Unfolding Ti	ransformation, F	ast convolut	ion, Cook			
	Module VI. Scaling and rou	Scaling and Round-off noise, scal			e, state variable	e description	of digita			

	filters, scaling and round-off noise computation, round-off noise in pipelined IIR filters.
	Module VII. Low Power Design [L – 4; T - 2]
	Theoretical background, Scaling v/s power consumption, power analysis, Power estimation approach, Power reduction techniques.
	Total Contact Hours: (L=42, T=14)= 56
Text Books, and/or Reference Materials	Text Books:  1. Keshab K. Parhi, "VLSI Digital Signal Processing Systems, Design and Implementation", Wiley-Interscience, 1999.  Reference Books:
	Uwe Meyer-Baese, "Digital Signal Processing with Field Programmable Gate Arrays", Springer,     Third Edition, 2007.

	EC9056: DSP Architectures in VLSI [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]							
СО	Statement				n Outcome			
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3	
CO1	State VLSI design methodology for signal processing systems.	2	1	2	3	1	1	
CO2	Describe VLSI algorithms and architectures for DSP.	2	3	1	3	2	2	
CO3	Implement/Simulate basic architectures for DSP using Matlab/CAD tools.	3	2	1	2	2	1	
CO4	Analyze DSP architectures and evaluate their performance.	3	1	1	3	2	1	
CO5	Discuss various issues that need to be addressed when implementing DSP algorithms in real hardware.	3	1	1	2	1	2	
	Average	2.50	1.50	1.50	2.67	1.50	1.33	

	Departme	nt of Electronics &	Communic	ation Engine	eering						
	Title of the	Program Core		Total conta	ct hours : 56						
Course Code	Course	(PCR) / Elective (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit				
EC9057	Power Management IC Design	Elective (PEL)	3	1	0	4	4				
Pre-requisites/ Analog IC Desi Signals & Syste	gn(EC1012, <u>EC72</u> 2	2),	(CA:15% Term Ass Continuo	), Mid-Term sessment (EA	nt (CA): Quiz	MA:25%)					
Course Objective	system. It prima on dc-dc conver		ng of why po ent compone a chip level	wer manager ents of a powe dc-dc conve	ment circuits a er managemen rter from the g	it system w	ith focus				
Course Outcomes	<ul> <li>on dc-dc converters. It aims to design a chip level dc-dc converter from the given specifications. After successful completion of the course, the student will be able to::</li> <li>CO 1: Define different types of DC-DC converters.</li> <li>CO 2: Describe the concept of power management ICs.</li> <li>CO 3: Employ Miller compensation to obtain better time response.</li> <li>CO 4: Design a compensator for Buck converter.</li> <li>CO 5: Compare between Buck and Boost Converter.</li> <li>CO 6: Evaluate the performance of a Switched Capacitor DC-DC Converter.</li> </ul>										
Topics Covered	<ul> <li>Module I. Introduction [L - 6; T - 2]         Introduction to Power Management -Voltage regulators, Need of DC-DC Converters, Types DC-DC Converters, Linear versus Switching Regulator, Performance Parameters - Efficiency Accuracy, Line and Load Regulation, Line and Load Transient response, PSRR; Point-of-Load Regulator.     </li> <li>Module II. Linear Regulators [L - 8; T - 3]         Bandgap Voltage Reference, Low Drop-Out Regulator (LDO), Source and sink regulators, shur regulator, pass transistor, error amplifier, small signal and stability analysis, compensation techniques, current limiting, power supply rejection ratio (PSRR), NMOS vs. PMOS regulator current regulator.     </li> </ul>										
	Module III. Switching Regulator [L – 8; T - 3]  Basic Concept of a Switching Regulator, Synchronous and Non-Synchronous Switching Converters; PWM Control Techniques, Control Techniques for DC-DC Converters; Small-Signal Modeling of a DC-DC Converter, Loop Gain and Stability Analysis using Continuous-Time Model.										
	Module IV. Top-down Design of DC-DC Converter [L – 7; T - 2] Topology selection, Switching frequency and external component selection; designing gate driver, PWM modulator, error amplifier, oscillator, ramp generator, feedback resistors, current sensing, current limit and short circuit protection, chip level layout guidelines.										
	Introduction to Converters, Appl	the Buck-Boost Converted the Buck-Boost Control ications of SC DC-E sing Feedback Control	Converter, I OC Converter	ntroduction							

	Module VI. Advanced Topics [L – 6; T - 1] Digitally controlled dc-dc converters, digitally controlled LDOs, adaptive compensation, dynamic voltage scaling (DVS), Single-Inductor Multiple-Outputs (SIMO) Converters.
	Total Lecture Hours: (L=42, T=14)=56
Text Books,	Text Books:
and/or	1. Christophe P. Basso, "Switch-Mode Power Supplies: SPICE Simulations and Practical
Reference	Designs", McGraw-Hill Professional, 2008.
Materials	
	2. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill, 2017
	Reference Books:
	<ol> <li>Ke-Horng Chen, "Power Management Techniques for Integrated Circuit Design", Wiley-Blackwell, 2016.</li> </ol>
	2. Robert W. Erickson, Dragan Maksimovic, "Fundamentals of Power Electronics", 2nd edition Springer, 2001.

EC9057: Power Management IC Design [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]								
CO	Statement	Program Outcomes						
CO		PO1	PO2	PO3	PSO1	PSO2	PSO3	
CO1	Define different types of DC-DC converters	2	2	2	2	3	2	
CO2	Explain techniques of Stabilizing a Regulator	2	1	2	2	3	1	
CO3	Employ Miller compensation to realize good phase margin	1	2	1	2	3	3	
CO4	Design a compensator for Buck converter.	2	1	2	3	3	1	
CO5	Compare between Buck and Boost Converter	1	1	2	3	3	2	
CO6	Evaluate the performance of a Switched Capacitor DC-DC Converter	1	2	3	3	3	1	
Average		1.5	1.5	2	2.5	3	1.67	

	Department	of Electronics and C	Communica	tion Engine	ering						
Course	Title of the course	Program Core	Total Nu	Credit							
Code		(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours					
EC9058	Smart Materials based Electronic Devices	PEL	3	1	0	4	4				
Pre-requisi	tes:	Course Assessment methods: (Continuous Assessment (CA), Mid-semester assessment (MA) and end assessment (EA)):									
Engineering	onics (ECC01), Mechanics (XEC01)	Assignments, Quiz/class test, Mid-semester Examination and End Semester Examination									
Course Outcomes	<ul> <li>CO 1: Understar</li> <li>CO 2: Apply que</li> <li>CO 3: Understar</li> <li>CO 4: Learn des</li> </ul>	After the completion of the course the student will be able to  CO 1: Understand concept of Smart Materials based Electronic Devices  CO 2: Apply quantitative analysis techniques to Smart Materials based Electronic Devices  CO 3: Understand basic building blocks of Smart Materials based Electronic systems  CO 4: Learn design techniques of Smart Materials based Electronic systems  CO 5: Investigate application specific Smart Materials based Electronic systems									
Topics Covered	Smart Materials, Smart Electronic Devices	Smart Materials, Smart Materials based Electronic Devices, Applications of Smart Materials based									
	Module II: Characteristics of Smart Materials based Electronic Devices  [L-7; To Static, dynamic and quasi static characteristics of Smart Materials based Electronic Devices  Module III: Analysis and Modelling of Smart Materials based Electronic Devices [L-12]  Energy, Co-energy, Energy methods, Hamilton's principle, Lagrange's Equations, Analy modelling of Smart material based electromechanical devices										
	Module IV: Piezoelectric Devices Piezoelectric sensors, actuators, transformers, motors, resonators										
	Shape Memory effec	Module V: Shape Memory Alloy devices [L-4; T-1] Shape Memory effect, Shape Memory Alloy elements, Shape Memory Alloy elements as actuators, Shape Memory Alloy element as sensor									
		coactive polymer devers, Electroactive poly					[L-3; T-1]				
		Module VII: FEM Modelling of Smart Materials based Electronic Devices [L-2] Concept of FEM, FEM-based CAD software for Smart materials based electronic Devices									
		e studies cers for ultrasound ger	[L-5;T-2] generation, SMA actuator driven finger exoskeleton								
m . n :	TD 4 P 3			Total L	ecture Hour	s: (L=42, T	=14)= 56				
Text Books and/or reference material	<ol> <li>V. K.Varadan, I Development M</li> <li>J. Bentley, Prin</li> </ol>	lethodologies", Wiley, ciples of measuremen	palakrishnan, "Smart Material Systems and MEMS: Design and ley, 2006 ment systems. Pearson Education India; 3rd edition, 2002 synamics of Mechanical and Electromechanical, Medtech Pub.								
	Reference books: 1. D. J. Leo, Engir	neering Analysis of Sr	nart Materia	l Systems, Jo	ohn Wiley & S	Sons Inc, 20	007				

- 2. A. Preumont *Mechatronics, Dynamics of Electromechanical and Piezoelectric Systems*, Springer, 2011
- 3. D. K. Gehmlich, S. B. Hammond, Electromechanical system, McGraw-Hill, 1967
- 4. D. Hutton, Fundamentals of Finite Element Analysis, McGraw Hill, 2003
- 5. Research articles

EC9058: Smart Materials based Electronic Devices [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]							
		Program Outcomes					
СО	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3
CO 1	Understand concept of Smart Materials based Electronic Devices	3	3	3	1	1	1
CO 2	Apply quantitative analysis techniques to Smart Materials based Electronic Devices	2	3	2	3	1	2
CO 3	Understand basic building blocks of Smart Materials based Electronic systems	3	3	3	3	1	1
CO 4	Learn design techniques of Smart Materials based Electronic systems	3	3	2	3	2	3
CO 5	Investigate application specific Smart Materials based Electronic systems	2	3	2	2	1	2
Average		2.6	3	2.4	2.4	1.2	1.8